

#### 15-OUTPUT DB1900Z LOW-POWER DERIVATIVE

9ZXL1530

## **Description**

The 9ZXL1530 is a 15-output version of the Intel DB1900Z Differential Buffer utilizing Low-Power HCSL (LP-HCSL) outputs to reduce power consumption more than 50% from the original IDT9ZX21501. It is suitable for PCI-Express Gen1/2/3 or QPI/UPI applications, and uses a fixed external feedback to maintain low drift for demanding QPI/UPI applications.

### **Recommended Application**

Buffer for Romley, Grantley and Purley Servers

## **Key Specifications**

- Cycle-to-cycle jitter: < 50ps</li>
- Output-to-output skew: <65ps</li>
- Input-to-output delay: Fixed at 0 ps
- Input-to-output delay variation: <50ps
- Phase jitter: PCIe Gen3 < 1ps rms
- Phase jitter: QPI 9.6GB/s < 0.2ps rms


#### Features/Benefits

- · Fixed feedback path; Ops input-to-output delay
- 9 Selectable SMBus addresses; Multiple devices can share same SMBus segment
- Separate VDDIO for outputs; allows maximum power savings
- PLL or bypass mode; PLL can dejitter incoming clock
- Selectable PLL BW; minimizes jitter peaking in downstream PLL's
- Spread spectrum compatible; tracks spreading input clock for EMI reduction
- SMBus Interface; unused outputs can be disabled
- 100MHz & 133.33MHz PLL mode; Legacy QPI/UPI support
- Differential outputs are Low/Low in power down;
   Maximum power savings


### **Output Features**

• 15 - LP-HCSL Differential Output Pairs

# **Block Diagram**



## **Pin Configuration**



Note: Pins with ^ prefix have internal 120K pullup
Pins with v prefix have internal 120K pulldowm

#### **Power Management Table**

| Inputs      | Control Bits |        |         |           |           |
|-------------|--------------|--------|---------|-----------|-----------|
|             | DIF_IN/      | SMBus  | DIF_x/  | FBOUT_NC/ | PLL State |
| CKPWRGD_PD# | DIF_IN#      | EN bit | DIF_x#  | FBOUT_NC# |           |
| 0           | Χ            | X      | Low/Low | Low/Low   | OFF       |
| 1           | Running      | 0      | Low/Low | Running   | ON        |
| '           | rturriing    | 1      | Running | Running   | ON        |

### **Power Connections**

|            | Description           |               |              |  |  |
|------------|-----------------------|---------------|--------------|--|--|
| VDD        | VDDIO                 | GND           | Description  |  |  |
| 1          | 2                     |               | Analog PLL   |  |  |
| 7          |                       | 6             | Analog Input |  |  |
| 26, 41, 58 | 10 21 26 49 51        | 16,20,25,32,3 |              |  |  |
|            | 19,31,36,48,51<br>,63 | 5,42,47,52,57 | DIF clocks   |  |  |
|            |                       | ,64           |              |  |  |

#### Functionality at Power-up (PLL mode)

| 100M_133M# | DIF_IN<br>(MHz) | DIFx<br>(MHz) |
|------------|-----------------|---------------|
| 1          | 100.00          | DIF_IN        |
| 0          | 133.33          | DIF_IN        |

#### **PLL Operating Mode**

| HiBW_BypM_LoBW#    | Byte0, bit (7:6) |
|--------------------|------------------|
| Low ( PLL Low BW)  | 00               |
| Mid (Bypass)       | 01               |
| High (PLL High BW) | 11               |

NOTE: PLL is off in Bypass mode

#### **Tri-Level Input Thresholds**

| Level | Voltage                           |
|-------|-----------------------------------|
| Low   | <0.8V                             |
| Mid   | 1.2 <vin<1.8v< td=""></vin<1.8v<> |
| High  | Vin > 2.2V                        |

# **Pin Descriptions**

| PIN # | PIN NAME        | TYPE | DESCRIPTION   |
|-------|-----------------|------|---|
| 1     | VDDA            | PWR  | 3.3V power for the PLL core.  |
| 2     | GNDA            | PWR  | Ground pin for the PLL core.  |
|       | 10014 10014 !!  | INI  | 3.3V Input to select operating frequency  |
| 3     | 100M_133M#      | IN   | See Functionality Table for Definition  |
| 4     | LUDW DVDM LODW! | IN   | Trilevel input to select High BW, Bypass or Low BW mode.  |
| 4     | HIBW_BYPM_LOBW# | IIN  | See PLL Operating Mode Table for Details.   |
| _     | OKDWDOD DD#     | IN   | Notifies device to sample latched inputs and start up on first high assertion, or exit Power Down Mode on     |
| 5     | CKPWRGD_PD#     | IIN  | subsequent assertions. Low enters Power Down Mode.  |
| 6     | GND             | PWR  | Ground pin.   |
| 7     | VDDD            | חאים | 3.3V power for differential input clock (receiver). This VDD should be treated as an analog power rail and    |
| 7     | VDDR            | PWR  | filtered appropriately.   |
| 8     | DIF_IN          | IN   | 0.7 V Differential TRUE input   |
| 9     | DIF_IN#         | IN   | 0.7 V Differential Complementary Input  |
| 10    | CMD AO to:      | INI  | SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A1 to decode 1 of 9 SMBus |
| 10    | SMB_A0_tri      | IN   | Addresses.  |
| 11    | SMBDAT          | I/O  | Data pin of SMBUS circuitry, 5V tolerant  |
| 12    | SMBCLK          | IN   | Clock pin of SMBUS circuitry, 5V tolerant   |
| 40    | OMD Ad III      | 18.1 | SMBus address bit. This is a tri-level input that works in conjunction with the SMB_A0 to decode 1 of 9 SMBus |
| 13    | SMB_A1_tri IN   |      | Addresses.  |
| 4.4   | EDOUT NO        | OUT  | Complementary half of differential feedback output. This pin should NOT be connected to anything outside the  |
| 14    | FBOUT_NC#       | OUT  | chip. It exists to provide delay path matching to get 0 propagation delay.                                    |
| 45    | EDOLLE NO       | OUT  | True half of differential feedback output. This pin should NOT be connected to anything outside the chip. It  |
| 15    | FBOUT_NC        | 001  | exists to provide delay path matching to get 0 propagation delay.   |
| 16    | GND             | PWR  | Ground pin.   |
| 17    | DIF_0           | OUT  | 0.7V differential true clock output   |
| 18    | DIF_0#          | OUT  | 0.7V differential Complementary clock output  |
| 19    | VDDIO           | PWR  | Power supply for differential outputs   |
| 20    | GND             |      | Ground pin.   |
|       | DIF_1           | OUT  | 0.7V differential true clock output   |
| 22    | DIF_1#          | OUT  | 0.7V differential Complementary clock output  |
| 23    | DIF_2           | OUT  | 0.7V differential true clock output   |
| 24    | DIF_2#          | OUT  | 0.7V differential Complementary clock output  |
| 25    | GND             |      | Ground pin.   |
| 26    | VDD             | PWR  | Power supply, nominal 3.3V  |
| 27    | DIF_3           | OUT  | 0.7V differential true clock output   |
|       | DIF_3#          | OUT  | 0.7V differential Complementary clock output  |
| 29    | DIF_4           |      | 0.7V differential true clock output   |
|       | DIF_4#          | OUT  | 0.7V differential Complementary clock output  |
| 31    | VDDIO           |      | Power supply for differential outputs   |
| 32    | GND             |      | Ground pin.   |

# Pin Descriptions (cont.)

| PIN# | PIN NAME | TYPE | DESCRIPTION                                  |
|------|----------|------|--|
| 33   | DIF_5    | OUT  | 0.7V differential true clock output          |
| 34   | DIF_5#   | OUT  | 0.7V differential Complementary clock output |
| 35   | GND      | PWR  | Ground pin.                                  |
| 36   | VDDIO    | PWR  | Power supply for differential outputs        |
| 37   | DIF_6    | OUT  | 0.7V differential true clock output          |
| 38   | DIF_6#   | OUT  | 0.7V differential Complementary clock output |
| 39   | DIF_7    | OUT  | 0.7V differential true clock output          |
| 40   | DIF_7#   | OUT  | 0.7V differential Complementary clock output |
| 41   | VDD      | PWR  | Power supply, nominal 3.3V                   |
| 42   | GND      | PWR  | Ground pin.                                  |
| 43   | DIF_8    | OUT  | 0.7V differential true clock output          |
| 44   | DIF_8#   | OUT  | 0.7V differential Complementary clock output |
| 45   | DIF_9    | OUT  | 0.7V differential true clock output          |
| 46   | DIF_9#   | OUT  | 0.7V differential Complementary clock output |
| 47   | GND      | PWR  | Ground pin.                                  |
| 48   | VDDIO    | PWR  | Power supply for differential outputs        |
| 49   | DIF_10   | OUT  | 0.7V differential true clock output          |
| 50   | DIF_10#  | OUT  | 0.7V differential Complementary clock output |
| 51   | VDDIO    | PWR  | Power supply for differential outputs        |
| 52   | GND      | PWR  | Ground pin.                                  |
| 53   | DIF_11   | OUT  | 0.7V differential true clock output          |
| 54   | DIF_11#  | OUT  | 0.7V differential Complementary clock output |
| 55   | DIF_12   | OUT  | 0.7V differential true clock output          |
| 56   | DIF_12#  | OUT  | 0.7V differential Complementary clock output |
| 57   | GND      | PWR  | Ground pin.                                  |
| 58   | VDD      | PWR  | Power supply, nominal 3.3V                   |
| 59   | DIF_13   | OUT  | 0.7V differential true clock output          |
| 60   | DIF_13#  | OUT  | 0.7V differential Complementary clock output |
| 61   | DIF_14   | OUT  | 0.7V differential true clock output          |
| 62   | DIF_14#  | OUT  | 0.7V differential Complementary clock output |
| 63   | VDDIO    | PWR  | Power supply for differential outputs        |
| 64   | GND      | PWR  | Ground pin.                                  |

## **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 9ZXL1530. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| PARAMETER                 | SYMBOL             | CONDITIONS                 | MIN     | TYP | MAX                   | UNITS | NOTES |
|---------------------------|--------------------|----------------------------|---------|-----|-----------------------|-------|-------|
| 3.3V Core Supply Voltage  | VDDA, R            |                            |         |     | 4.6                   | V     | 1,2   |
| 3.3V Logic Supply Voltage | VDD                |                            |         |     | 4.6                   | V     | 1,2   |
| I/O Supply Voltage        | VDDIO              |                            |         |     | 4.6                   | V     | 1,2   |
| Input Low Voltage         | $V_{IL}$           |                            | GND-0.5 |     |                       | V     | 1     |
| Input High Voltage        | $V_{IH}$           | Except for SMBus interface |         |     | V <sub>DD</sub> +0.5V | V     | 1     |
| Input High Voltage        | V <sub>IHSMB</sub> | SMBus clock and data pins  |         |     | 5.5V                  | V     | 1     |
| Storage Temperature       | Ts                 |                            | -65     |     | 150                   | °C    | 1     |
| Junction Temperature      | Tj                 |                            |         |     | 125                   | °C    | 1     |
| Input ESD protection      | ESD prot           | Human Body Model           | 2000    |     |                       | V     | 1     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

## **Electrical Characteristics-DIF\_IN Clock Input Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

| PARAMETER                           | SYMBOL             | CONDITIONS                             | MIN | TYP | MAX | UNITS | NOTES |
|-------------------------------------|--------------------|--|-----|-----|-----|-------|-------|
| Input Crossover Voltage -<br>DIF_IN | V <sub>CROSS</sub> | Cross Over Voltage                     | 150 |     | 900 | mV    | 1     |
| Input Swing - DIF_IN                | V <sub>SWING</sub> | Differential value                     | 300 |     |     | mV    | 1     |
| Input Slew Rate - DIF_IN            | dv/dt              | Measured differentially                | 0.4 |     | 8   | V/ns  | 1,2   |
| Input Leakage Current               | I <sub>IN</sub>    | $V_{IN} = V_{DD}$ , $V_{IN} = GND$     | -5  |     | 5   | uA    |       |
| Input Duty Cycle                    | d <sub>tin</sub>   | Measurement from differential wavefrom | 45  |     | 55  | %     | 1     |
| Input Jitter - Cycle to Cycle       | $J_{DIFIn}$        | Differential Measurement               | 0   | ·   | 125 | ps    | 1     |

 $<sup>^{\</sup>rm 1}$  Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Operation under these conditions is neither implied nor guaranteed.

<sup>&</sup>lt;sup>2</sup>Slew rate measured through +/-75mV window centered around differential zero

# **Electrical Characteristics-Input/Supply/Common Output Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

| PARAMETER                        | SYMBOL              | CONDITIONS   | MIN       | TYP    | MAX                   | UNITS | NOTES |
|----------------------------------|---------------------|--|-----------|--------|-----------------------|-------|-------|
| Ambient Operating Temperature    | Тсом                | Commmercial range  | 0         |        | 70                    | °C    | 1     |
| Input High Voltage               | V <sub>IH</sub>     | Single-ended inputs, except SMBus, low threshold and tri-level inputs  | 2         |        | V <sub>DD</sub> + 0.3 | V     | 1     |
| Input Low Voltage                | $V_{IL}$            | Single-ended inputs, except SMBus, low threshold and tri-level inputs  | GND - 0.3 |        | 0.8                   | ٧     | 1     |
|                                  | I <sub>IN</sub>     | Single-ended inputs, $V_{IN} = GND$ , $V_{IN} = VDD$   | -5        |        | 5                     | uA    | 1     |
| Input Current                    | I <sub>INP</sub>    | Single-ended inputs $V_{\text{IN}} = 0 \text{ V}$ ; Inputs with internal pull-up resistors $V_{\text{IN}} = \text{VDD}$ ; Inputs with internal pull-down resistors | -200      |        | 200                   | uA    | 1     |
|                                  | $F_{ibyp}$          | $V_{DD} = 3.3 \text{ V}$ , Bypass mode   | 33        |        | 150                   | MHz   | 2     |
| Input Frequency                  | F <sub>ipII</sub>   | $V_{DD} = 3.3 \text{ V}, 100 \text{MHz PLL mode}$  | 90        | 100.00 | 110                   | MHz   | 2     |
|                                  | F <sub>ipII</sub>   | $V_{DD} = 3.3 \text{ V}, 133.33 \text{MHz PLL mode}$   | 120       | 133.33 | 147                   | MHz   | 2     |
| Pin Inductance                   | $L_{pin}$           |  |           |        | 7                     | nΗ    | 1     |
|                                  | C <sub>IN</sub>     | Logic Inputs, except DIF_IN  | 1.5       |        | 5                     | pF    | 1     |
| Capacitance                      | $C_{INDIF\_IN}$     | DIF_IN differential clock inputs   | 1.5       |        | 2.7                   | pF    | 1,4   |
|                                  | $C_{OUT}$           | Output pin capacitance   |           |        | 6                     | pF    | 1     |
| Clk Stabilization                | T <sub>STAB</sub>   | From V <sub>DD</sub> Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock  |           |        | 1                     | ms    | 1,2   |
| Input SS Modulation<br>Frequency | f <sub>MODIN</sub>  | Allowable Frequency<br>(Triangular Modulation)   | 30        |        | 33                    | kHz   | 1     |
| Tdrive_PD#                       | t <sub>DRVPD</sub>  | DIF output enable after<br>PD# de-assertion  |           |        | 300                   | us    | 1,3   |
| Tfall                            | t <sub>F</sub>      | Fall time of control inputs  |           |        | 5                     | ns    | 1,2   |
| Trise                            | t <sub>R</sub>      | Rise time of control inputs  |           |        | 5                     | ns    | 1,2   |
| SMBus Input Low Voltage          | $V_{ILSMB}$         |  |           |        | 0.8                   | V     | 1     |
| SMBus Input High Voltage         | V <sub>IHSMB</sub>  |  | 2.1       |        | $V_{\text{DDSMB}}$    | V     | 1     |
| SMBus Output Low Voltage         | V <sub>OLSMB</sub>  | @ I <sub>PULLUP</sub>  |           |        | 0.4                   | ٧     | 1     |
| SMBus Sink Current               | I <sub>PULLUP</sub> | @ V <sub>OL</sub>  | 4         |        |                       | mA    | 1     |
| Nominal Bus Voltage              | $V_{DDSMB}$         | 3V to 5V +/- 10%   | 2.7       |        | 5.5                   | V     | 1     |
| SCLK/SDATA Rise Time             | t <sub>RSMB</sub>   | (Max VIL - 0.15) to (Min VIH + 0.15)   |           |        | 1000                  | ns    | 1     |
| SCLK/SDATA Fall Time             | t <sub>FSMB</sub>   | (Min VIH + 0.15) to (Max VIL - 0.15)   |           |        | 300                   | ns    | 1     |
| SMBus Operating Frequency        | f <sub>MINSMB</sub> | Minimum SMBus operating frequency  | 100       |        |                       | kHz   | 1,5   |
| 10                               |                     | not 100% tosted in production  | •         |        |                       |       | •     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup>Control input must be monotonic from 20% to 80% of input swing.

<sup>&</sup>lt;sup>3</sup>Time from deassertion until outputs are >200 mV

<sup>&</sup>lt;sup>4</sup>DIF\_IN input

<sup>&</sup>lt;sup>5</sup>The differential input clock must be running for the SMBus to be active

## **Electrical Characteristics-DIF 0.7V Low Power Differential Outputs**

 $TA = T_{COM}$ ; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3 V +/-5%. See Test Loads for Loading Conditions

| PARAMETER              | SYMBOL     | CONDITIONS  | MIN  | TYP | MAX  | UNITS | NOTES   |
|------------------------|------------|---|------|-----|------|-------|---------|
| Slew rate              | Trf        | Scope averaging on  | 1    | 3   | 4    | V/ns  | 1, 2, 3 |
| Slew rate matching     | ∆Trf       | Slew rate matching.   |      | 7.6 | 20   | %     | 1, 2, 4 |
| Voltage High           | VHigh      | Statistical measurement on single-ended signal using oscilloscope math function. (Scope averaging | 660  | 757 | 850  | mV    | 1       |
| Voltage Low            | VLow       | on)   | -150 | 16  | 150  | 1117  | 1       |
| Max Voltage            | Vmax       | Measurement on single ended signal using absolute   |      | 857 | 1150 | mV    | 1       |
| Min Voltage            | Vmin       | value. (Scope averaging off)  | -300 | -36 |      | IIIV  | 1       |
| Vswing                 | Vswing     | Scope averaging off   | 300  |     |      | mV    | 1, 2    |
| Crossing Voltage (abs) | Vcross_abs | Scope averaging off   | 300  | 469 | 550  | mV    | 1,5     |
| Crossing Voltage (var) | Δ-Vcross   | Scope averaging off   |      | 14  | 140  | mV    | 1,6     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.  $C_L = 2pF$  with  $R_S = 27Ω$  for Zo = 85Ω differential trace impedance.

## **Electrical Characteristics-Current Consumption**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

| PARAMETER                | SYMBOL                    | CONDITIONS  | MIN | TYP  | MAX | UNITS | NOTES |
|--------------------------|---------------------------|---|-----|------|-----|-------|-------|
| Operating Supply Current | $I_{DDVDD}$               | All outputs active @100MHz, C <sub>L</sub> = 2pF; |     | 23   | 40  | mA    | 1     |
|                          | I <sub>DDVDDA/R</sub>     | All outputs active @100MHz, $C_L = 2pF$ ;         |     | 15   | 20  | mA    | 1     |
|                          | I <sub>DDVDDIO</sub>      | All outputs active @100MHz, C <sub>L</sub> = 2pF; |     | 124  | 150 | mA    | 1     |
|                          | $I_{DDVDDPD}$             | All differential pairs low-low                    |     | 2.2  | 4   | mA    | 1     |
| Powerdown Current        | I <sub>DD VDD A/RPD</sub> | All differential pairs low-low                    |     | 4.9  | 7   | mA    | 1     |
|                          | I <sub>DDVDDIOPD</sub>    | All differential pairs low-low                    |     | 0.16 | 0.5 | mA    | 1     |

<sup>&</sup>lt;sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> Measured from differential waveform

<sup>&</sup>lt;sup>3</sup> Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

<sup>&</sup>lt;sup>4</sup> Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

<sup>&</sup>lt;sup>5</sup> Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

<sup>&</sup>lt;sup>6</sup> The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross\_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

## **Electrical Characteristics-Skew and Differential Jitter Parameters**

TA = T<sub>COM</sub>; Supply Voltage VDD/VDDA = 3.3 V +/-5%, VDDIO = 1.05 to 3.3V +/-5%. See Test Loads for Loading Conditions

| PARAMETER                  | SYMBOL                 | CONDITIONS  | MIN  | TYP   | MAX | UNITS       | NOTES     |
|----------------------------|------------------------|---|------|-------|-----|-------------|-----------|
| CLK_IN, DIF[x:0]           | t <sub>SPO_PLL</sub>   | Input-to-Output Skew in PLL mode nominal value @ 25°C, 3.3V                             | -100 | -44   | 100 | ps          | 1,2,4,5,8 |
| CLK_IN, DIF[x:0]           | t <sub>PD_BYP</sub>    | Input-to-Output Skew in Bypass mode nominal value @ 25°C, 3.3V                          | 2.5  | 3.6   | 4.5 | ns          | 1,2,3,5,8 |
| CLK_IN, DIF[x:0]           | t <sub>DSPO_PLL</sub>  | Input-to-Output Skew Varation in PLL mode across voltage and temperature                | -50  | -2    | 50  | ps          | 1,2,3,5,8 |
| CLK_IN, DIF[x:0]           | t <sub>DSPO_BYP</sub>  | Input-to-Output Skew Varation in Bypass mode across temperature for a given voltage     | -250 |       | 250 | ps          | 1,2,3,5,8 |
| CLK_IN, DIF[x:0]           | t <sub>DTE</sub>       | Random Differential Tracking error beween two<br>9ZX devices in Hi BW Mode              |      | 3     | 5   | ps<br>(rms) | 1,2,3,5,8 |
| CLK_IN, DIF[x:0]           | t <sub>DSSTE</sub>     | Random Differential Spread Spectrum Tracking error beween two 9ZX devices in Hi BW Mode |      | 15    | 75  | ps          | 1,2,3,5,8 |
| DIF{x:0]                   | t <sub>SKEW_ALL</sub>  | Output-to-Output Skew across all outputs (Common to Bypass and PLL mode)                |      | 45    | 65  | ps          | 1,2,3,8   |
| PLL Jitter Peaking         | j <sub>peak-hibw</sub> | LOBW#_BYPASS_HIBW = 1   | 0    | 1.75  | 2.5 | dB          | 7,8       |
| PLL Jitter Peaking         | jpeak-lobw             | LOBW#_BYPASS_HIBW = 0   | 0    | 0.75  | 2   | dB          | 7,8       |
| PLL Bandwidth              | pll <sub>HIBW</sub>    | LOBW#_BYPASS_HIBW = 1   | 2    | 3.33  | 4   | MHz         | 8,9       |
| PLL Bandwidth              | $pll_{LOBW}$           | LOBW#_BYPASS_HIBW = 0   | 0.7  | 1.18  | 1.4 | MHz         | 8,9       |
| Duty Cycle                 | t <sub>DC</sub>        | Measured differentially, PLL Mode   | 45   | 50.4% | 55  | %           | 1         |
| Duty Cycle Distortion      | t <sub>DCD</sub>       | Measured differentially, Bypass Mode<br>@100MHz   | -2   | 0     | 2   | %           | 1,10      |
| Jitter, Cycle to cycle     | t:                     | PLL mode  |      | 24    | 50  | ps          | 1,11      |
| Natas for averaging tables | t <sub>jcyc-cyc</sub>  | Additive Jitter in Bypass Mode  |      | 0     | 50  | ps          | 1,11      |

#### Notes for preceding table:

<sup>&</sup>lt;sup>1</sup> Measured into fixed 2 pF load cap. Input to output skew is measured at the first output edge following the corresponding input.

<sup>&</sup>lt;sup>2</sup> Measured from differential cross-point to differential cross-point. This parameter can be tuned with external feedback path, if present.

<sup>&</sup>lt;sup>3</sup> All Bypass Mode Input-to-Output specs refer to the timing between an input edge and the specific output edge created by it.

<sup>&</sup>lt;sup>4</sup> This parameter is deterministic for a given device

<sup>&</sup>lt;sup>5</sup> Measured with scope averaging on to find mean value.

<sup>&</sup>lt;sup>6</sup>.t is the period of the input clock

<sup>&</sup>lt;sup>7</sup> Measured as maximum pass band gain. At frequencies within the loop BW, highest point of magnification is called PLL jitter peaking.

<sup>&</sup>lt;sup>8.</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>9</sup> Measured at 3 db down or half power point.

<sup>&</sup>lt;sup>10</sup> Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

<sup>&</sup>lt;sup>11</sup> Measured from differential waveform

## **Electrical Characteristics-Phase Jitter Parameters**

 $TA = T_{COM}; \ Supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%, \ VDDIO = 1.05 \ to \ 3.3 V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ for \ Loading \ Conditions \ A supply \ Voltage \ VDD/VDDA = 3.3 \ V + /-5\%. \ See \ Test \ Loads \ For \$ 

| PARAMETER                          | SYMBOL                  | CONDITIONS   | MIN | TYP  | MAX | UNITS       | Notes   |
|------------------------------------|-------------------------|--|-----|------|-----|-------------|---------|
|                                    | t <sub>iphPCleG1</sub>  | PCIe Gen 1   |     | 30.1 | 86  | ps (p-p)    | 1,2,3   |
|                                    |                         | PCIe Gen 2 Lo Band<br>10kHz < f < 1.5MHz               |     | 1.0  | 3   | ps<br>(rms) | 1,2     |
|                                    | t <sub>jphPCleG2</sub>  | PCIe Gen 2 High Band<br>1.5MHz < f < Nyquist (50MHz)   |     | 1.7  | 3.1 | ps<br>(rms) | 1,2     |
| Phase Jitter, PLL Mode             | t <sub>jphPCleG3</sub>  | PCIe Gen 3<br>(PLL BW of 2-4MHz, CDR = 10MHz)          |     | 0.38 | 1   | ps<br>(rms) | 1,2,4   |
|                                    |                         | QPI & SMI<br>(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI) |     | 0.18 | 0.5 | ps<br>(rms) | 1,5     |
|                                    | t <sub>jphQPI_SMI</sub> | QPI & SMI<br>(100MHz, 8.0Gb/s, 12UI)                   |     | 0.13 | 0.3 | ps<br>(rms) | 1,5     |
|                                    |                         | QPI & SMI<br>(100MHz, 9.6Gb/s, 12UI)                   |     | 0.10 | 0.2 | ps<br>(rms) | 1,5     |
|                                    | t <sub>iphPCleG1</sub>  | PCIe Gen 1   |     | 0.00 | 10  | ps (p-p)    | 1,2,3   |
|                                    |                         | PCIe Gen 2 Lo Band<br>10kHz < f < 1.5MHz               |     | 0.01 | 0.3 | ps<br>(rms) | 1,2,6   |
|                                    | t <sub>jphPCleG2</sub>  | PCIe Gen 2 High Band<br>1.5MHz < f < Nyquist (50MHz)   |     | 0.00 | 0.7 | ps<br>(rms) | 1,2,6   |
| Additive Phase Jitter, Bypass mode | t <sub>jphPCleG3</sub>  | PCIe Gen 3<br>(PLL BW of 2-4MHz, CDR = 10MHz)          |     | 0.00 | 0.3 | ps<br>(rms) | 1,2,4,6 |
| Bypaco mode                        |                         | QPI & SMI<br>(100MHz or 133MHz, 4.8Gb/s, 6.4Gb/s 12UI) |     | 0.12 | 0.3 | ps<br>(rms) | 1,5,6   |
|                                    | t <sub>jphQPI_SMI</sub> | QPI & SMI<br>(100MHz, 8.0Gb/s, 12UI)                   |     | 0.00 | 0.1 | ps<br>(rms) | 1,5,6   |
|                                    |                         | QPI & SMI<br>(100MHz, 9.6Gb/s, 12UI)                   |     | 0.00 | 0.1 | ps<br>(rms) | 1,5,6   |

<sup>&</sup>lt;sup>1</sup> Applies to all outputs.

<sup>&</sup>lt;sup>2</sup> See http://www.pcisig.com for complete specs

<sup>&</sup>lt;sup>3</sup> Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

<sup>&</sup>lt;sup>4</sup> Subject to final ratification by PCI SIG.

<sup>&</sup>lt;sup>5</sup> Calculated from Intel-supplied Clock Jitter Tool v 1.6.4


<sup>&</sup>lt;sup>6</sup> For RMS figures, additive jitter is calculated by solving the following equation: (Additive jitter)<sup>2</sup> = (total jitter)<sup>2</sup> - (input jitter)<sup>2</sup>

#### **Test Loads**

#### **Differential Output Terminations**

| DIF Zo (Ω) | Rs (Ω) |
|------------|--------|
| 100        | 33     |
| 85         | 27     |

#### 9ZXL Differential Test Loads



# Clock Periods-Differential Outputs with Spread Spectrum Disabled

|         |              | Measurement Window           |                                      |                                      |                            |                                      |                                      |                              |       |       |
|---------|--------------|------------------------------|--------------------------------------|--------------------------------------|----------------------------|--------------------------------------|--------------------------------------|------------------------------|-------|-------|
|         | Center       | 1 Clock                      | 1us                                  | 0.1s                                 | 0.1s                       | 0.1s                                 | 1us                                  | 1 Clock                      |       |       |
| SSC OFF | Freq.<br>MHz | -c2c jitter<br>AbsPer<br>Min | -SSC<br>Short-Term<br>Average<br>Min | - ppm<br>Long-Term<br>Average<br>Min | 0 ppm<br>Period<br>Nominal | + ppm<br>Long-Term<br>Average<br>Max | +SSC<br>Short-Term<br>Average<br>Max | +c2c jitter<br>AbsPer<br>Max | Units | Notes |
| DIF     | 100.00       | 9.94900                      |                                      | 9.99900                              | 10.00000                   | 10.00100                             |                                      | 10.05100                     | ns    | 1,2,3 |
| Bii     | 133.33       | 7.44925                      |                                      | 7.49925                              | 7.50000                    | 7.50075                              |                                      | 7.55075                      | ns    | 1,2,4 |

## Clock Periods-Differential Outputs with Spread Spectrum Enabled

|        |              | Measurement Window           |                                      |                                      |                            |                                      |                                      |                              |       |       |
|--------|--------------|------------------------------|--------------------------------------|--------------------------------------|----------------------------|--------------------------------------|--------------------------------------|------------------------------|-------|-------|
|        | Center       | 1 Clock                      | 1us                                  | 0.1s                                 | 0.1s                       | 0.1s                                 | 1us                                  | 1 Clock                      |       |       |
| SSC ON | Freq.<br>MHz | -c2c jitter<br>AbsPer<br>Min | -SSC<br>Short-Term<br>Average<br>Min | - ppm<br>Long-Term<br>Average<br>Min | 0 ppm<br>Period<br>Nominal | + ppm<br>Long-Term<br>Average<br>Max | +SSC<br>Short-Term<br>Average<br>Max | +c2c jitter<br>AbsPer<br>Max | Units | Notes |
| DIF    | 99.75        | 9.94906                      | 9.99906                              | 10.02406                             | 10.02506                   | 10.02607                             | 10.05107                             | 10.10107                     | ns    | 1,2,3 |
| 511    | 133.00       | 7.44930                      | 7.49930                              | 7.51805                              | 7.51880                    | 7.51955                              | 7.53830                              | 7.58830                      | ns    | 1,2,4 |

#### Notes:

<sup>&</sup>lt;sup>1</sup> Guaranteed by design and characterization, not 100% tested in production.

<sup>&</sup>lt;sup>2</sup> All Long Term Accuracy specifications are guaranteed with the assumption that the input clock complies with CK420BQ/CK410B+ accuracy requirements (+/-100ppm). The 9ZXL1530 itself does not contribute to ppm error.

 $<sup>^{\</sup>rm 3}$  Driven by SRC output of main clock, 100 MHz PLL Mode or Bypass mode

<sup>&</sup>lt;sup>4</sup> Driven by CPU output of main clock, 133 MHz PLL Mode or Bypass mode

#### **General SMBus Serial Interface Information**

#### **How to Write**

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

| Index Block Write Operation |                |        |                      |  |  |  |  |  |  |  |
|-----------------------------|----------------|--------|----------------------|--|--|--|--|--|--|--|
| Controll                    | er (Host)      |        | IDT (Slave/Receiver) |  |  |  |  |  |  |  |
| Т                           | starT bit      |        |                      |  |  |  |  |  |  |  |
| Slave A                     | Slave Address  |        |                      |  |  |  |  |  |  |  |
| WR                          | WRite          |        |                      |  |  |  |  |  |  |  |
|                             |                |        | ACK                  |  |  |  |  |  |  |  |
| Beginning                   | Byte = N       |        |                      |  |  |  |  |  |  |  |
|                             |                |        | ACK                  |  |  |  |  |  |  |  |
| Data Byte                   | Count = X      |        |                      |  |  |  |  |  |  |  |
|                             |                |        | ACK                  |  |  |  |  |  |  |  |
| Beginnin                    | g Byte N       |        |                      |  |  |  |  |  |  |  |
|                             |                |        | ACK                  |  |  |  |  |  |  |  |
| 0                           |                | ×      |                      |  |  |  |  |  |  |  |
| 0                           |                | X Byte | 0                    |  |  |  |  |  |  |  |
| 0                           |                | Ö      | 0                    |  |  |  |  |  |  |  |
|                             |                |        | 0                    |  |  |  |  |  |  |  |
| Byte N                      | Byte N + X - 1 |        |                      |  |  |  |  |  |  |  |
|                             |                |        | ACK                  |  |  |  |  |  |  |  |
| Р                           | stoP bit       |        |                      |  |  |  |  |  |  |  |

#### **How to Read**

- · Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X<sub>(H)</sub> was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

|      | Index Block Read Operation |        |                      |  |  |  |  |  |  |
|------|----------------------------|--------|----------------------|--|--|--|--|--|--|
| Cor  | ntroller (Host)            |        | IDT (Slave/Receiver) |  |  |  |  |  |  |
| Т    | starT bit                  |        |                      |  |  |  |  |  |  |
| SI   | ave Address                |        |                      |  |  |  |  |  |  |
| WR   | WRite                      |        |                      |  |  |  |  |  |  |
|      |                            |        | ACK                  |  |  |  |  |  |  |
| Begi | nning Byte = N             |        |                      |  |  |  |  |  |  |
|      |                            |        | ACK                  |  |  |  |  |  |  |
| RT   | Repeat starT               |        |                      |  |  |  |  |  |  |
| SI   | ave Address                |        |                      |  |  |  |  |  |  |
| RD   | ReaD                       |        |                      |  |  |  |  |  |  |
|      |                            |        | ACK                  |  |  |  |  |  |  |
|      |                            |        |                      |  |  |  |  |  |  |
|      |                            |        | Data Byte Count=X    |  |  |  |  |  |  |
|      | ACK                        |        |                      |  |  |  |  |  |  |
|      |                            |        | Beginning Byte N     |  |  |  |  |  |  |
|      | ACK                        |        |                      |  |  |  |  |  |  |
|      |                            | ę      | 0                    |  |  |  |  |  |  |
|      | 0                          | X Byte | 0                    |  |  |  |  |  |  |
|      | 0                          | ×      | 0                    |  |  |  |  |  |  |
|      | 0                          |        |                      |  |  |  |  |  |  |
|      |                            |        | Byte N + X - 1       |  |  |  |  |  |  |
| N    | Not acknowledge            |        |                      |  |  |  |  |  |  |
| Р    | stoP bit                   |        |                      |  |  |  |  |  |  |

9ZXL1530 SMB us Addressing

| SMB_A(1:0)_tri | Address (Rd/Wrt bit = 0) (Hex) |
|----------------|--------------------------------|
| 00             | D8                             |
| OM             | DA                             |
| 01             | DE                             |
| M0             | C2                             |
| MM             | C4                             |
| M1             | C6                             |
| 10             | CA                             |
| 1M             | CC                             |
| 11             | CE                             |

SMBusTable: PLL Mode, and Frequency Select Register

| Byte  | 0 Pin# | Name       | Control Function                | Type                               | 0          | 0 1                    |       |  |
|-------|--------|------------|---------------------------------|------------------------------------|------------|------------------------|-------|--|
| Bit 7 | 4      | PLL Mode 1 | PLL Operating Mode Rd back 1    | R                                  | See PLL Op | See PLL Operating Mode |       |  |
| Bit 6 | 4      | PLL Mode 0 | PLL Operating Mode Rd back 0    | R                                  | Readba     | Readback Table         |       |  |
| Bit 5 |        | Reserved   |                                 |                                    |            |                        |       |  |
| Bit 4 | 61/62  | DIF_14_En  | Output Enable RW Low/Low Enable |                                    | Enable     | 1                      |       |  |
| Bit 3 | 59/60  | DIF_13_En  | Output Enable                   | RW                                 | Low/Low    | Enable                 | 1     |  |
| Bit 2 |        | Reserved   |                                 |                                    |            |                        |       |  |
| Bit 1 |        | Reserved   |                                 |                                    |            |                        |       |  |
| Bit 0 | 3      | 100M_133M# | Frequency Select Readback       | Frequency Select Readback R 133MHz |            |                        | Latch |  |

SMBusTable: Output Control Register

| Byte 1 | Pin # | Name     | Control Function | Туре | 0       | 1      | Default |
|--------|-------|----------|------------------|------|---------|--------|---------|
| Bit 7  | 39/40 | DIF_5_En | Output Enable    | RW   | Low/Low | Enable | 1       |
| Bit 6  |       | Reserved |                  |      |         |        | 1       |
| Bit 5  | 29/30 | DIF_4_En | Output Enable    | RW   |         |        | 1       |
| Bit 4  | 29/30 | DIF_3_En | Output Enable    | RW   |         | Enable | 1       |
| Bit 3  | 23/24 | DIF_2_En | Output Enable    | RW   | Low/Low |        | 1       |
| Bit 2  | 21/22 | DIF_1_En | Output Enable    | RW   |         |        | 1       |
| Bit 1  | 17/18 | DIF_0_En | Output Enable    | RW   |         |        | 1       |
| Bit 0  |       | Reserved |                  |      |         |        | 1       |

SMBusTable: Output Control Register

| Byte 2 | Pin # | Name      | Control Function | Type | 0       | 1      | Default |  |
|--------|-------|-----------|------------------|------|---------|--------|---------|--|
| Bit 7  | 55/56 | DIF_12_En | Output Enable    | RW   | Low/Low | Enable | 1       |  |
| Bit 6  | 53/54 | DIF_11_En | Output Enable    | RW   |         |        | 1       |  |
| Bit 5  | 49/50 | DIF_10_En | Output Enable    | RW   |         |        | 1       |  |
| Bit 4  |       |           | Reserved         |      |         |        |         |  |
| Bit 3  | 45/46 | DIF_9_En  | Output Enable    | RW   |         |        | 1       |  |
| Bit 2  | 43/44 | DIF_8_En  | Output Enable    | RW   |         |        | 1       |  |
| Bit 1  | 39/40 | DIF_7_En  | Output Enable    | RW   |         |        | 1       |  |
| Bit 0  | 37/38 | DIF_6_En  | Output Enable    | RW   |         |        | 1       |  |

SMBusTable: Reserved Register

| Byte  | 3 | Pin # | Name     | Control Function | Туре | 0 | 1 | Default |  |  |
|-------|---|-------|----------|------------------|------|---|---|---------|--|--|
| Bit 7 |   |       |          | Reserved         |      |   |   | 0       |  |  |
| Bit 6 |   |       |          | Reserved         |      |   |   |         |  |  |
| Bit 5 |   |       |          | Reserved         |      |   |   |         |  |  |
| Bit 4 |   |       | Reserved |                  |      |   |   |         |  |  |
| Bit 3 |   |       |          | Reserved         |      |   |   |         |  |  |
| Bit 2 |   |       |          | Reserved         |      |   |   |         |  |  |
| Bit 1 |   |       | Reserved |                  |      |   |   |         |  |  |
| Bit 0 |   |       |          | Reserved         |      |   |   |         |  |  |

SMBusTable: Reserved Register

| Byte  | e 4 | Pin # | Name     | Control Function | Туре | 0 | 1 | Default |
|-------|-----|-------|----------|------------------|------|---|---|---------|
| Bit 7 |     |       |          | Reserved         |      |   |   | 0       |
| Bit 6 |     |       |          | Reserved         |      |   |   |         |
| Bit 5 |     |       |          | Reserved         |      |   |   | 0       |
| Bit 4 |     |       |          | Reserved         |      |   |   |         |
| Bit 3 |     |       |          | Reserved         |      |   |   |         |
| Bit 2 |     |       |          | Reserved         |      |   |   | 0       |
| Bit 1 |     |       | Reserved |                  |      |   | 0 |         |
| Bit 0 |     |       |          | Reserved         |      |   |   | 0       |

SMBusTable: Vendor & Revision ID Register

| Byte 5 | Pin # | Name | Control Function | Туре | 0            | 1 | Default |
|--------|-------|------|------------------|------|--------------|---|---------|
| Bit 7  | -     | RID3 |                  | R    |              |   |         |
| Bit 6  | -     | RID2 | REVISION ID      | R    | B rev = 0001 |   | Х       |
| Bit 5  | -     | RID1 |                  | R    |              |   | Х       |
| Bit 4  | -     | RID0 |                  | R    |              | Х |         |
| Bit 3  | -     | VID3 |                  | R    | -            | - | 0       |
| Bit 2  | -     | VID2 | VENDOR ID        | R    | -            | - | 0       |
| Bit 1  | -     | VID1 | VENDOR ID        | R    | -            | - | 0       |
| Bit 0  | -     | VID0 |                  | R    | -            | - | 1       |

#### SMBusTable: DEVICE ID

| Byte  | 6 Pin# | n # Name | Control Function  | Туре | 0                             | 1                 | Default |
|-------|--------|----------|-------------------|------|-------------------------------|-------------------|---------|
| Bit 7 | -      |          | Device ID 7 (MSB) | R    |                               |                   | 1       |
| Bit 6 | -      |          | Device ID 6       | R    |                               |                   | Χ       |
| Bit 5 | -      |          | Device ID 5       | R    |                               |                   | Χ       |
| Bit 4 | -      |          | Device ID 4       | R    | 1530 is 153 decimal or 99 Hex |                   | Χ       |
| Bit 3 | -      |          | Device ID 3       | R    | 1530 IS 153 00                | Cilliai of 99 nex | Χ       |
| Bit 2 | -      |          | Device ID 2       | R    |                               |                   | 0       |
| Bit 1 | -      |          | Device ID 1       | R    |                               |                   | 0       |
| Bit 0 | -      |          | Device ID 0       | R    |                               |                   | 1       |

SMBusTable: Byte Count Register

| Byte  | e 7 | Pin # | Name | Control Function                        | Туре | 0                                | 1              | Default |
|-------|-----|-------|------|---|------|----------------------------------|----------------|---------|
| Bit 7 |     |       |      | Reserved                                |      |                                  |                | 0       |
| Bit 6 |     |       |      | Reserved                                |      |                                  |                | 0       |
| Bit 5 |     |       |      | Reserved                                |      |                                  |                | 0       |
| Bit 4 |     |       | BC4  |   | RW   |                                  |                | 0       |
| Bit 3 |     |       | BC3  | Mysting to this register configures how | RW   | Default value                    | is 8 hex, so 9 | 1       |
| Bit 2 |     |       | BC2  | Writing to this register configures how | RW   | bytes (0 to 8) will be read back |                | 0       |
| Bit 1 |     |       | BC1  | many bytes will be read back.           | RW   | by de                            | efault.        | 0       |
| Bit 0 |     | -     | BC0  |   | RW   |                                  |                | 0       |


SMBusTable: Reserved Register


| Byte  | 8 | Pin # | Name     | Control Function | Type | 0 | 1 | Default |
|-------|---|-------|----------|------------------|------|---|---|---------|
| Bit 7 |   |       |          | Reserved         |      |   |   | 0       |
| Bit 6 |   |       |          | Reserved         |      |   |   | 0       |
| Bit 5 |   |       |          | Reserved         |      |   |   | 0       |
| Bit 4 |   |       | Reserved |                  |      |   |   | 0       |
| Bit 3 |   |       | Reserved |                  |      |   | 0 |         |
| Bit 2 |   |       |          | Reserved         |      |   |   | 0       |
| Bit 1 |   |       |          | Reserved         |      |   |   | 0       |
| Bit 0 |   |       |          | Reserved         |      |   |   | 0       |

| DIF Reference Clock                             |                    |      |        |  |  |  |
|---|--------------------|------|--------|--|--|--|
| Common Recommendations for Differential Routing | Dimension or Value | Unit | Figure |  |  |  |
| L1 length, route as non-coupled 50ohm trace     | 0.5 max            | inch | 1      |  |  |  |
| L2 length, route as non-coupled 50ohm trace     | 0.2 max            | inch | 1      |  |  |  |
| L3 length, route as non-coupled 50ohm trace     | 0.2 max            | inch | 1      |  |  |  |
| Rs (100 ohm differential traces)                | 33                 | ohm  | 1      |  |  |  |
| Rs (85 ohm differential traces)                 | 27                 | ohm  | 1      |  |  |  |


| Down Device Differential Routing                                 |                     |      |   |
|--|---------------------|------|---|
| L4 length, route as coupled microstrip 100ohm differential trace | 2 min to 16 max     | inch | 1 |
| L4 length, route as coupled stripline 100ohm differential trace  | 1.8 min to 14.4 max | inch | 1 |

| Differential Routing to PCI Express Connector   |      |   |
|---|------|---|
| L4 length, route as coupled microstrip 100ohm differential trace 0.25 to 14 max       | inch | 2 |
| L4 length, route as coupled stripline 100ohm differential trace 0.225 min to 12.6 max | inch | 2 |





| Cable Connected AC Coupled Application (Figure 3) |             |      |  |  |  |  |  |
|---|-------------|------|--|--|--|--|--|
| Component   | Value       | Note |  |  |  |  |  |
| R5a, R5b  | 8.2K 5%     |      |  |  |  |  |  |
| R6a, R6b  | 1K 5%       |      |  |  |  |  |  |
| Сс  | 0.1 μF      |      |  |  |  |  |  |
| Vcm   | 0.350 volts |      |  |  |  |  |  |



# **Marking Diagram**




ICS 9ZXL1530BKL LOT COO YYWW

#### Notes:

- 1. "L" denotes RoHS compliant package.
- 2. "COO": country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.

## Package Outline and Package Dimensions (64-pin MLF)



|                | Millimeters |         |  |
|----------------|-------------|---------|--|
| Symbol         | Min         | Max     |  |
| Α              | 0.8         | 1.0     |  |
| A1             | 0           | 0.05    |  |
| A3             | 0.25 Re     | ference |  |
| b              | 0.18        | 0.30    |  |
| е              | 0.50 E      | BASIC   |  |
| D x E BASIC    | 9.00 >      | ¢ 9.00  |  |
| D2 MIN./MAX.   | 6.00        | 6.25    |  |
| E2 MIN./MAX.   | 6.00        | 6.25    |  |
| L MIN./MAX.    | 0.30        | 0.50    |  |
| N              | 64          |         |  |
| $N_D$          | 16          |         |  |
| N <sub>E</sub> | 16          |         |  |

# **Ordering Information**

| Part / Order Number | Marking     | <b>Shipping Packaging</b> | Package    | Temperature |
|---------------------|-------------|---------------------------|------------|-------------|
| 9ZXL1530BKLF        | see page 16 | Trays                     | 64-pin MLF | 0 to +70° C |
| 9ZXL1530BKLFT       |             | Tape and Reel             | 64-pin MLF | 0 to +70° C |

<sup>&</sup>quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

<sup>&</sup>quot;B" is the device revision designator (will not correlate with the datasheet revision).

## **Revision History**

| Rev. | Issuer | Issue Date | Description   | Page #          |
|------|--------|------------|---|-----------------|
| А    | RDW    | 4/18/2011  | <ol> <li>Update Electrical Tables with Characterization Data and corrected minor typos</li> <li>Added Test Load information</li> <li>Updated ordering information and also corrected table to show bulk parts ship in trays, not tubes.</li> <li>Added mark information.</li> </ol> | 5-10,<br>15,16  |
| В    | RDW    | 12/8/2011  | Updated tDSPO_BYP parameter by removing duplicate entry     Updated REV ID in byte 5 to indicate B rev  | 8, 13           |
| С    | RDW    | 3/12/2012  | <ol> <li>Corrected minor typos, Standardized output type references to LP-HCSL.</li> <li>Added pin description for pin 37.</li> </ol>   | 1,4,9,10,<br>14 |
| D    | RDW    | 11/20/2015 | Updated QPI references to QPI/UPI     Updated DIF_IN table to match PCI SIG specification, no silicon change  | 1,5             |

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. www.idt.com



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology):

9ZXL1530BKLFT 9ZXL1530BKLF 9ZXL1530DKILF 9ZXL1530DKILFT