# $\pm 15 k V$ ESD－Protected，Quad， Low－Voltage，SPST Analog Switches 

General Description
The MAX4551／MAX4552／MAX4553 are quad，low－volt－ age，single－pole／single－throw（SPST）analog switches． Each switch is protected against $\pm 15 \mathrm{kV}$ electrostatic discharge（ESD）shocks，without latchup or damage． On－resistance（ $100 \Omega$ max）is matched between switch－ es to $4 \Omega$ max，and is flat（ $8 \Omega \mathrm{max}$ ）over the specified signal range．Each switch can handle Rail－to－Rail ${ }^{\circledR}$ ana－ $\log$ signals．The off－leakage current is only 1 nA at $+25^{\circ} \mathrm{C}$ and 10 nA at $+85^{\circ} \mathrm{C}$ ．
The MAX4551 has four normally closed（NC）switches， and the MAX4552 has four normally open（NO）switch－ es．The MAX4553 has two NC and two NO switches．
These CMOS switches can operate with dual power supplies ranging from $\pm 2 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ or a single supply between +2 V and +12 V ．They are fully specified for sin－ gle +2.7 V operation．
All digital inputs have +0.8 V and +2.4 V logic thresh－ olds，ensuring TTL／CMOS－logic compatibility when using $\pm 5 \mathrm{~V}$ or a single +5 V supply．

Applications
Battery－Operated Equipment
Data Acquisition
Test Equipment
Avionics
Audio Signal Routing
Networking

Features

```
* \pm15kV ESD Protection per IEC 1000-4-2
* +2V to +12V Single Supply
    \pm2V to }\pm6\textrm{V}\mathrm{ Dual Supplies
-120\Omega Signal Paths with }\pm5\textrm{V}\mathrm{ Supplies
Low Power Consumption: <1\muW
－ 4 Separately Controlled SPST Switches
－Rail－to－Rail Signal Handling
－Pin－Compatible with Industry－Standard DG211／DG212／DG213
－TTL／CMOS－Compatible Inputs with Dual \(\pm 5 \mathrm{~V}\) or Single +5 V Supply
```

Ordering Information

| PART | TEMP．RANGE | PIN－PACKAGE |
| :--- | :--- | :--- |
| MAX4551CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4551CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4551CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4551C／D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX4551EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4551ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4551EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |

Ordering Information continued at end of data sheet．
＊Contact factory for dice specifications．

Pin Configurations／Functional Diagrams／Truth Tables


Rail－to－Rail is a registered trademark of Nippon Motorola，Ltd．

# 土15kV ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

## ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to GND |
| :---: |
| V+...........................................................-0.3V to +13.0V |
| V- ...........................................................-13.0V to +0.3V |
| V+ to V- ....................................................-0.3V to +13.0V |
| All Other Pins (Note 1) .........................(V- -0.3 V ) to $(\mathrm{V}++0.3 \mathrm{~V})$ |
|  |  |
|  |
| ESD per Method 3015.7 (IN, COM, V+, V-, GND) .......>2500V |
| IEC 1000-4-2 (NO, NC_) ........................................... 15 kV |



Note 1: Signals on NC_ NO, COM_ or $\operatorname{IN}$ _ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

( $\mathrm{V}+=+5 \mathrm{~V}, \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V}, \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range (Note 3) | $\begin{gathered} \mathrm{V}_{\mathrm{COM}}, \mathrm{~V}_{\mathrm{NO}_{-}} \\ \mathrm{V}_{\mathrm{NC}} \end{gathered}$ |  | C, E | V- |  | V+ | V |
| COM_to NO_, COM_to NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \\ & \text { or } \mathrm{V}_{\mathrm{NC}}= \\ & = \pm 3 \mathrm{~V}, \mathrm{ICOM}_{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 80 | 120 | $\Omega$ |
|  |  |  | C, E |  |  | 140 |  |
| COM_to NO, COM_ to NC_ On-Resistance Match Between Channels (Note 4) | $\triangle \mathrm{RoN}$ | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}^{-} \\ & \text {or } \mathrm{V}_{\mathrm{NC}}= \\ & = \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 1 | 4 | $\Omega$ |
|  |  |  | C, E |  |  | 5 |  |
| COM_to NO, COM_to NC_ On-Resistance Flatness (Note 5) | RFLAT(ON) | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \\ & \text { or } \mathrm{V}_{\mathrm{NC}}{ }_{-}=+3 \mathrm{~V}, 0,-3 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 4 | 8 | $\Omega$ |
|  |  |  | C, E |  |  | 10 |  |
| NO_ NC_Off-Leakage Current (Note 6) | INO_(OFF), INC_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {COM }}=\mp 4.5 \mathrm{~V}, \mathrm{~V}_{\text {NO_ }}= \pm 4.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_Off-Leakage Current (Note 6) | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {com }}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=\mp 4.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_On-Leakage Current (Note 6) | ICOM_(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {COM }}= \pm 4.5 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -2 | 0.01 | 2 | nA |
|  |  |  | C, E | -20 |  | 20 |  |

# $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}_{+}=+5 \mathrm{~V}, \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V}, \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | $\mathrm{T}_{\mathrm{A}}$ | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 2) } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUT |  |  |  |  |  |  |  |
| IN_Input Logic Threshold High | VIN_H |  | C, E | 2.4 | 1.6 |  | V |
| IN_ Input Logic Threshold Low | VIN_L |  | C, E |  | 1.6 | 0.8 | V |
| IN_Input Current Logic High or Low | $\mathrm{l}_{\mathrm{INH}}$, $\mathrm{l}_{\mathrm{INL}}$ | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0.8 \mathrm{~V}$ or 2.4 V | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V}, \\ & \mathrm{~V}-=-5 \mathrm{~V} \text {, Figure } 1 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 70 | 110 | ns |
|  |  |  | C, E |  |  | 125 |  |
| Turn-Off Time | toff | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V}, \\ & \mathrm{~V}-=-5 \mathrm{~V} \text {, Figure } 1 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 50 | 90 | ns |
|  |  |  | C, E |  |  | 100 |  |
| Break-Before-Make Time Delay (MAX4553 Only) | ${ }_{\text {tBBM }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V} \\ & \mathrm{~V}-=-5 \mathrm{~V}, \text { Figure } 2 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | 5 | 20 |  | ns |
| Charge Injection (Note 3) | Q | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}_{-}}=0, \mathrm{R}_{\mathrm{S}}=0,$ Figure 3 | $+25^{\circ} \mathrm{C}$ |  | 2 | 5 | pC |
| NO_, NC_Off-Capacitance | CN_(OFF) | $\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz},$ <br> Figure 6 | $+25^{\circ} \mathrm{C}$ |  | 3.5 |  | pF |
| COM_Off-Capacitance | CCOM_(OFF) | $\mathrm{V}_{\mathrm{COM}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz},$ <br> Figure 6 | $+25^{\circ} \mathrm{C}$ |  | 3 |  | pF |
| COM_On-Capacitance | Ccom_(ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}_{=}}=\mathrm{GND}, \\ & \mathrm{f}=1 \mathrm{MHz} \text {, Figure } 7 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 10 |  | pF |
| Off-Isolation (Note 7) | VISO | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{N}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz}, \\ & \text { Figure } 4 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | $<-90$ |  | dB |
| Channel-to-Channel Crosstalk (Note 8) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{N}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz}, \\ & \text { Figure } 5 \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | $<-90$ |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+, V- |  | C, E | $\pm 2$ |  | $\pm 6$ | V |
| V+ Supply Current | I+ | $\mathrm{V}_{+}=5.5 \mathrm{~V}$, all $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -1 |  | 1 |  |
| V- Supply Current | I- | $\mathrm{V}-=-5.5 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -1 |  | 1 |  |
| ESD PROTECTION |  |  |  |  |  |  |  |
| On NC_ and NO_Pins per IEC 801-2 |  | Contact Discharge IEC 1000-4-2 | $+25^{\circ} \mathrm{C}$ |  | $\pm 8$ |  | kV |
|  |  | Air Discharge IEC 1000-4-2 | $+25^{\circ} \mathrm{C}$ |  | $\pm 15$ |  |  |
|  |  | Human Body Model | $+25^{\circ} \mathrm{C}$ |  | $\pm 15$ |  |  |
| All Pins |  | MIL-STD-883C Method 3015 | $+25^{\circ} \mathrm{C}$ |  | $\pm 2.5$ |  | kV |

# 土15kV ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

ELECTRICAL CHARACTERISTICS-Single +5 V Supply
$\left(\mathrm{V}+=+5 \mathrm{~V}, \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V}, \pm 10 \%, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 2) } \end{aligned}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## ANALOG SWITCH

| Analog Signal Range | $\begin{gathered} \mathrm{V}_{\mathrm{COM}}, \mathrm{~V}_{\mathrm{NO}}, \\ \mathrm{~V}_{\mathrm{NC}} \mathrm{C}_{-} \end{gathered}$ | (Note 3) | C, E | 0 |  | V+ | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM_to NO_, COM_to NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}^{-}=3.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{COM}}^{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 115 | 160 | $\Omega$ |
|  |  |  | C, E |  |  | 180 |  |
| COM_to NO_, COM_to NC On-Resistance Match Between Channels (Note 4) | $\Delta \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{COM}}^{-}=1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 2 | 6 | $\Omega$ |
|  |  |  | C, E |  |  | 8 |  |
| NO_ NC_Off-Leakage Current (Notes 6, 9) | INO_(OFF), INC_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V} ; \mathrm{V}_{\text {COM }}=1 \mathrm{~V}, 4.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{N}_{-}}=4.5 \mathrm{~V}, 1 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_ Off-Leakage Current (Notes 6, 9) | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V} ; \mathrm{V}_{\text {COM }}=1 \mathrm{~V}, 4.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{N}_{-}}=4.5 \mathrm{~V}, 1 \mathrm{~V} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | nA |
|  |  |  | C, E | -10 |  | 10 |  |
| COM_ On-Leakage Current (Notes 6, 9) | ICOM_(ON) | $\mathrm{V}+=5.5 \mathrm{~V} ; \mathrm{V}_{\text {COM }}=4.5 \mathrm{~V}, 1 \mathrm{~V}$ | $+25^{\circ} \mathrm{C}$ | -2 | 0.01 | 2 | nA |
|  |  |  | C, E, | -20 |  | 20 |  |

LOGIC INPUT

| IN_Input Logic Threshold High | VIN_H |  | C, E | 2.4 | 1.6 |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN_ Input Logic Threshold Low | VIN_L |  | C, E |  | 1.6 | 0.8 | V |
| IN_Input Current Logic High or Low | $\mathrm{I}_{\mathrm{INH}}$, $\mathrm{I}_{\text {INL}}$ | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0.8 \mathrm{~V}$ or 2.4 V | C, E | -1 |  | 1 | $\mu \mathrm{A}$ |

SWITCH DYNAMIC CHARACTERISTICS

| Turn-On Time | ton | $\mathrm{V}_{\text {COM }}=3 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V} \text {, }$ <br> Figure 1 | $+25^{\circ} \mathrm{C}$ |  | 100 | 160 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | C, E |  |  | 170 |  |
| Turn-Off Time | toff | $\mathrm{V}_{\mathrm{COM}}=3 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V},$ <br> Figure 1 | $+25^{\circ} \mathrm{C}$ |  | 80 | 140 | ns |
|  |  |  | C, E |  |  | 150 |  |
| Break-Before-Make Time Delay (MAX4553 Only) | tBBM | $\mathrm{V}_{\mathrm{COM}}=3 \mathrm{~V}, \mathrm{~V}_{+}=5 \mathrm{~V},$ <br> Figure 2 | $+25^{\circ} \mathrm{C}$ | 5 | 30 |  | ns |
| Charge Injection (Note 3) | Q | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}}=0, \mathrm{RS}_{\mathrm{S}}=0,$ <br> Figure 3 | $+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+ Supply Current | I+ | $\mathrm{V}_{+}=5.5 \mathrm{~V}$, all $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -1 |  | 1 |  |
| ESD PROTECTION |  |  |  |  |  |  |  |
| On NC_ and NO_Pins per IEC 801-2 |  | Contact Discharge IEC 1000-4-2 | $+25^{\circ} \mathrm{C}$ |  | $\pm 8$ |  | kV |
|  |  | Air Discharge IEC 1000-4-2 | $+25^{\circ} \mathrm{C}$ |  | $\pm 15$ |  |  |
|  |  | Human Body Model | $+25^{\circ} \mathrm{C}$ |  | $\pm 15$ |  |  |
| All Pins |  | MIL-STD-883C Method 3015 | $+25^{\circ} \mathrm{C}$ |  | $\pm 2.5$ |  | kV |

# $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

## ELECTRICAL CHARACTERISTICS—Single +3V Supply

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP <br> (Note 2) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range (Note 3) | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$, $\mathrm{V}_{\mathrm{NC}}$ |  | C, E | 0 |  | V+ | V |
| COM_to NO_, COM_to NC_ On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1.0 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{COM}}^{-}=0.1 \mathrm{~mA} \end{aligned}$ | $+25^{\circ} \mathrm{C}$ |  | 200 | 400 | $\Omega$ |
|  |  |  | C, E |  |  | 500 |  |
| LOGIC INPUT |  |  |  |  |  |  |  |
| IN_Input Logic Threshold High | VIN_H |  | C, E | 2.0 | 1.1 |  | V |
| IN_Input Logic Threshold Low | VIN_L |  | C, E |  | 1.1 | 0.5 | V |
| IN_Input Current Logic High or Low | linh_, lint_ | $\mathrm{V}_{1 \mathrm{~N}_{-}}=0.8 \mathrm{~V}$ or 2.4 V | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\mathrm{V}_{\text {COM }}=1.5 \mathrm{~V}, \mathrm{~V}_{+}=2.7 \mathrm{~V} \text {, }$ <br> Figure 1 | $+25^{\circ} \mathrm{C}$ |  | 190 | 350 | ns |
|  |  |  | C, E |  |  | 400 |  |
| Turn-Off Time | tofF | $\mathrm{V}_{\text {COM }}=1.5 \mathrm{~V}, \mathrm{~V}_{+}=2.7 \mathrm{~V},$ <br> Figure 1 | $+25^{\circ} \mathrm{C}$ |  | 160 | 250 | ns |
|  |  |  | C, E |  |  | 300 |  |
| Break-Before-Make Time Delay (MAX4553 Only) | $t_{\text {BBM }}$ | $\mathrm{V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \mathrm{~V}_{+}=3.6 \mathrm{~V},$ <br> Figure 2 | $+25^{\circ} \mathrm{C}$ | 10 | 50 |  | ns |
| Charge Injection | Q | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{~V}_{\mathrm{NO}}=0, \mathrm{R}_{\mathrm{S}}=0,$ Figure 3 | $+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+ Supply Current | $1+$ | $\mathrm{V}_{+}=3.6 \mathrm{~V}$, all $\mathrm{V}_{1 \mathrm{~N}_{-}}=0$ or $\mathrm{V}_{+}$ | $+25^{\circ} \mathrm{C}$ | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E | -1 |  | 1 |  |
| ESD PROTECTION |  |  |  |  |  |  |  |
| On NC_ and NO_Pins per IEC 801-2 |  | Contact Discharge IEC 1000-4-2 | $+25^{\circ} \mathrm{C}$ |  | $\pm 8$ |  | kV |
|  |  | Air Discharge IEC 1000-4-2 | $+25^{\circ} \mathrm{C}$ |  | $\pm 15$ |  |  |
|  |  | Human Body Model | $+25^{\circ} \mathrm{C}$ |  | $\pm 15$ |  |  |
| All Pins |  | MIL-STD-883C Method 3015 | $+25^{\circ} \mathrm{C}$ |  | $\pm 2.5$ |  | kV |

Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 3: Guaranteed by design.
Note 4: $\quad \Delta \mathrm{RON}=\Delta \operatorname{RoN}(M A X)-\Delta \operatorname{RON}(\mathrm{MIN})$.
Note 5: Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
Note 6: Leakage parameters are $100 \%$ tested at maximum rated temperature, and guaranteed by correlation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.
Note 7: Off-isolation = $20 \log 10\left[\mathrm{~V}_{\mathrm{COM}_{-} /}\left(\mathrm{V}_{\mathrm{NC}_{-}}\right.\right.$or $\left.\left.\mathrm{V}_{\mathrm{NO}_{-}}\right)\right]$, $\mathrm{V}_{\mathrm{COM}_{-}}=$output, $\mathrm{V}_{\mathrm{NC}_{-}}$or $\mathrm{V}_{\mathrm{NO}_{-}}=$input to off switch.
Note 8: Between any two switches.
Note 9: Leakage testing for single-supply operation is guaranteed by testing with dual supplies.

## $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches

Typical Operating Characteristics
$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{GND}=0, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

ON-RESISTANCE
vs. Vcom (DUAL SUPPLIES)


ON-RESISTANCE
vs. Vcom And TEM PERATURE
(SINGLE SUPPLY)


SCR HOLDING CURRENT
vs. TEMPERATURE


ON-RESISTANCE
vs. Vcom and tem Perature
(DUAL SUPPLIES)


ON- AND OFF-LEAKAGE CURRENT vs. TEMPERATURE


TURN-ON/TURN-OFF TIME
vs. SUPPLY VOLTAGE


ON-RESISTANCE
vs. VCOM (SINGLE SUPPLY)


CHARGE INJECTION
vs. Vcom


TURN-ON/TURN-OFF TIME vs. TEMPERATURE


# $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{GND}=0, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| MAX4551 | MAX4552 | MAX4553 |  |  |
| 1,16, 9, 8 | 1, 16, 9, 8 | 1, 16, 9, 8 | IN1-IN4 | Logic-Control Digital Inputs |
| 2, 15, 10, 7 | 2, 15, 10, 7 | 2, 15, 10, 7 | COM1-COM4 | Analog Switch Common* Terminals |
| 3,14, 11, 6 | - | - | NC1-NC4 | Analog Switch Normally Closed Terminals |
| - | 3, 14, 11, 6 | - | NO1-NO4 | Analog Switch Normally Open Terminals |
| - | - | 3, 6 | NO1, NO4 | Analog Switch Normally Open Terminals |
| - | - | 14, 11 | NC2, NC3 | Analog Switch Normally Closed Terminals |
| 4 | 4 | 4 | V- | Negative Analog Supply-Voltage Input. Connect to GND for singlesupply operation. |
| 5 | 5 | 5 | GND | Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to $\mathrm{V}+$ and V -.) |
| 12 | 12 | 12 | N.C. | No Connection. Not internally connected. |
| 13 | 13 | 13 | V+ | Positive Analog and Digital Supply Voltage Input. Internally connected to substrate. |

*NO_ (or NC_) and COM_ pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in either direction.

# $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 


#### Abstract

Applications Information

\section*{MAX4551/MAX4552/MAX4553} $\pm 15 k V$ ESD Protection The MAX4551/MAX4552/MAX4553 are $\pm 15 \mathrm{kV}$ ESD-protected according to IEC 1000-4-2 at their NC/NO pins. To accomplish this, bidirectional SCRs are included onchip between these pins and the GND pin. In normal operation, these SCRs are off and have negligible effect on the performance of the switches. When there is an ESD strike at these pins, however, the voltages at these pins go Beyond-the-Rails ${ }^{T M}$ and cause the corresponding $\operatorname{SCR}(s)$ to turn on in a few nanoseconds and bypass the surge safely to ground. This method is superior to using diode clamps to the supplies because unless the supplies are very carefully decoupled through low ESR capacitors, the ESD current through the diode clamp could cause a significant spike in the supplies. This may damage or compromise the reliability of any other chip powered by those same supplies.


In the MAX4551/MAX4552/MAX4553, there are diodes to the supplies in addition to the SCRs at the NC/NO pins, but there is a resistance in series with these diodes to limit the current into the supplies during an ESD strike. The diodes are present to protect these pins from overvoltages that are not as a result of ESD strikes like those that may occur due to improper power-supply sequencing.
Once the SCR turns on because of an ESD strike, it continues to be on until the current through it falls below its "holding current." The holding current is typically 110 mA in the positive direction (current flowing into the $\mathrm{NC} / \mathrm{NO}$ pin) and 95 mA in the negative direction at room temperature (see SCR Holding Current vs. Temperature in the Typical Operating Characteristics). The system should be designed such that any sources connected to these pins are current limited to a value below these to make sure the SCR turns off when the ESD event gets over to resume normal operation. Also, keep in mind that the holding current varies significantly with temperature. At $+85^{\circ} \mathrm{C}$, which represents the worst case, the holding currents drop to 70 mA and 65 mA in the positive and negative directions respectively. Since these are typical numbers, to get guaranteed turn-off of the SCRs under all conditions, the sources connected to these pins should be current limited to not more than half these values. When the SCR is latched, the voltage across it is about $\pm 3 \mathrm{~V}$, depending on the polarity of the pin current. The supply voltages do not affect the holding currents appreciably. The sources connected to the COM side of the switches

Beyond-the-Rails is a trademark of Maxim Integrated Products.
do not need to be current limited since the switches are made to turn off internally when the corresponding SCR(s) get latched.
Even though most of the ESD current flows to GND through the SCRs, a small portion of it goes into the supplies. Therefore, it is a good idea to bypass the supply pins with 100 nF capacitors directly to the ground plane.
ESD protection can be tested in various ways. Transmitter outputs and receiver inputs are characterized for protection to the following:

- $\pm 15 \mathrm{kV}$ using the Human Body Model
- $\pm 8 \mathrm{kV}$ using the Contact Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2)
- $\pm 15 \mathrm{kV}$ using the Air-Gap Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2).

ESD Test Conditions Contact Maxim for a reliability report that documents test setup, methodology, and results.

## Human Body Model

Figure 8 shows the Human Body Model, and Figure 9 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100 pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC 1000-4-2
The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX4551/MAX4552/ MAX4553 enable the design of equipment that meets Level 4 (the highest level) of IEC 1000-4-2, without additional ESD protection components.
The major difference between tests done using the Human Body Model and IEC 1000-4-2 is higher peak current in IEC 1000-4-2. Because series resistance is lower in the IEC 1000-4-2 ESD test model (Figure 10), the ESD withstand voltage measured to this standard is generally lower than that measured using the Human Body Model. Figure 11 shows the current waveform for the $\pm 8 \mathrm{kV}$ IEC 1000-4-2 Level 4 ESD Contact Discharge test.
The Air-Gap test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.

# $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

## Power-Supply Considerations

## Overview

The MAX4551/MAX4552/MAX4553 construction is typical of most CMOS analog switches. They have three supply pins: $\mathrm{V}_{+}, \mathrm{V}$-, and GND. $\mathrm{V}_{+}$and V - are used to drive the internal CMOS switches, and they set the limits of the analog voltage on any switch. Reverse ESDprotection diodes are internally connected between each analog-signal pin and both $\mathrm{V}+$ and V -. If any analog signal exceeds $\mathrm{V}_{+}$or V -, one of these diodes conducts. During normal operation these reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-
Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either $V+$ or $V$ - and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages from the signal path to the $V_{+}$and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This explains how both sides of a given switch can show leakage currents of the same or opposite polarity.
The analog signal paths consist of an N-channel and Pchannel MOSFET with their sources and drains paralleled, and their gates driven out of phase to $\mathrm{V}_{+}$and V by the logic-level translators.
V+ and GND power the internal logic and logic-level translators, and set the input logic thresholds. The logic-level translators convert the logic levels to switched V+ and V- signals, to drive the gates of the analog switches. This drive signal is the only connection between the logic supplies and the analog supplies. V+ and V- have ESD-protection diodes to GND. The logic-level inputs and output have ESD protection to $\mathrm{V}_{+}$and to GND.
Increasing V- has no effect on the logic-level thresholds, but it does increase the drive to the P-channel switches, reducing their on-resistance. V- also sets the negative limit of the analog signal voltage.
The logic-level thresholds are CMOS/TTL compatible when $\mathrm{V}_{+}=+5 \mathrm{~V}$. The threshold increases slightly as $\mathrm{V}_{+}$ is raised, and when $\mathrm{V}+$ reaches +12 V , the level threshold is about 3.1 V . This is above the TTL output highlevel minimum of 2.8 V , but still compatible with CMOS outputs.

Bipolar Supplies
The MAX4551/MAX4552/MAX4553 operate with bipolar supplies between $\pm 2 \mathrm{~V}$ and $\pm 6 \mathrm{~V}$. The $\mathrm{V}+$ and V - supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 13.0 V . Do not connect the MAX4551/MAX4552/MAX4553 V+ to +3V, and then connect the logic-level-input pins to TTL logic-level signals. TTL logic-level outputs in excess of the absolute maximum ratings can damage the part and/or external circuits.
Caution: The absolute maximum $\mathrm{V}_{+}$to V - differential voltage is 13.0 V . Typical $\pm 6 \mathrm{~V}$ or 12 V supplies with $\pm 10 \%$ tolerances can be as high as 13.2 V . This voltage can damage the MAX4551/MAX4552/MAX4553. Even $\pm 5 \%$ tolerance supplies may have overshoot or noise spikes that exceed 13.0 V .

Single Supply
The MAX4551/MAX4552/MAX4553 operate from a single supply between +2 V and +12 V when V - is connected to GND. All of the bipolar precautions must be observed.

High-Frequency Performance In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz (see Typical Operating Characteristics). Above 20 MHz , the on-response has several minor peaks that are highly layout-dependent. The problem with high-frequency operation is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , off-isolation is about -52 dB in $50 \Omega$ systems, becoming worse (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make off-isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is due entirely to capacitive coupling.

## 土15kV ESD-Protected, Quad, Low-Voltage, SPST Analog Switches



Figure 1. Switching Time


Figure 2. Break-Before-Make Interval (MAX4553 only)

ЛМХХМ

$\Theta$
$V_{\text {IN }=+3 V}$

$\mathbb{N} \quad$ OFF $\quad \begin{gathered}\text { ON } \\ Q=\left(\Delta V_{\text {OUT }}\right)\left(C_{L}\right)\end{gathered}$
IN DEPENDS ON SWITCH CONFIGURATION INPUT POLARITY DETERMINED BY SENSE OF SWITCH.

Figure 3. Charge Injection

# $\pm 15 k V$ ESD－Protected，Quad， Low－Voltage，SPST Analog Switches 

Test Circ uits／Timing Diagrams（continued）


Figure 4．Off－Isolation


Figure 6．Channel Off－Capacitance


Figure 5．Crosstalk

Figure 7．Channel On－Capacitance



## 土15kV ESD-Protected, Quad, <br> Low-Voltage, SPST Analog Switches



Figure 8. Human Body ESD Test Model


Figure 10. IEC 1000-4-2 ESD Test Model


Figure 9. Human Body Model Current Waveform


Figure 11. IEC 1000-4-2 ESD Generator Current Waveform

## $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches

Chip Topographies


TRANSISTOR COUNT: 126
SUBSTRATE CONNECTED TO GND

MAX4552


# 土15kV ESD-Protected, Quad, Low-Voltage, SPST Analog Switches 

## _Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :---: | :--- |
| MAX4552CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4552CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4552CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4552C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX4552EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4552ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4552EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4553CEE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4553CSE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4553CPE | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Plastic DIP |
| MAX4553C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice |
| MAX4553EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX4553ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Narrow SO |
| MAX4553EPE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Plastic DIP |

*Contact factory for dice specifications.


## $\pm 15 k V$ ESD-Protected, Quad, Low-Voltage, SPST Analog Switches

Package Information (continued)


## 土15kV ESD-Protected, Quad, Low-Voltage, SPST Analog Switches



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Maxim Integrated:
MAX4551ESE+T MAX4552ESE + MAX4552ESE+T MAX4553CEE + MAX4553CEE+T MAX4553ESE +
MAX4553ESE+T MAX4552CEE + MAX4553EEE +

