


STD10N60DM2

Datasheet - production data

N-channel 600 V, 0.440 Ω typ., 8 A MDmesh[™] DM2 Power MOSFET in a DPAK package

TAB 2 3 1 DPAK

Figure 1: Internal schematic diagram



Features

Order code	V _{DS} @ T _{Jmax.}	R _{DS(on)} max.	ID	Ртот
STD10N60DM2	650 V	0.530 Ω	8 A	109 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

• Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh[™] DM2 fast recovery diode series. It offers very low recovery charge (Qrr) and time (trr) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STD10N60DM2	10N60DM2	DPAK	Tape and reel

DocID029382 Rev 1

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A package information	9
	4.2	DPAK (TO-252) packing information	11
5	Revisio	n history	13



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
1-	Drain current (continuous) at T _{case} = 25 °C	8	А
lo	Drain current (continuous) at T _{case} = 100 °C	5	A
IDM ⁽¹⁾	Drain current (pulsed)	32	А
Ртот	Total dissipation at T _{case} = 25 °C	109	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	40	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/115
T _{stg}	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 10 150	C

Notes:

⁽¹⁾ Pulse width is limited by safe operating area.

 $^{(2)}$ I_{SD} ≤ 8 A, di/dt=900 A/µs; V_{DS} peak < V_{(BR)DSS}, V_{DD} = 400 V

⁽³⁾ $V_{DS} \le 480 \text{ V}.$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case	1.14	°C AM
Rthj-pcb ⁽¹⁾			°C/W

Notes:

 $^{(1)}\!When$ mounted on 1 inch² FR-4 board, 2oz Cu.

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
lar ⁽¹⁾	Avalanche current, repetitive or not repetitive	2	А
E _{AS} ⁽²⁾	Single pulse avalanche energy	300	mJ

Notes:

 $^{(1)}$ pulse width limited by T_{jmax}

 $^{(2)}$ starting T_{j} = 25 °C, I_{D} = $I_{AR},\,V_{DD}$ = 50 V.



2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	600			V
	SS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V$			1.5	
DSS		$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{case} = 125 \ ^{\circ}C^{(1)}$			100	μA
lgss	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 25 V$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	$V_{GS}=10~V,~I_D=4~A$		0.440	0.530	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	529	-	
Coss	Output capacitance	$\label{eq:VDS} \begin{array}{l} V_{\text{DS}} = 100 \ \text{V}, \ f = 1 \ \text{MHz}, \\ V_{\text{GS}} = 0 \ \text{V} \end{array}$	-	28	-	pF
C _{rss}	Reverse transfer capacitance		-	0.72	-	P
Coss eq. ⁽¹⁾	Equivalent output capacitance	$V_{\text{DS}}=0 \text{ to } 480 \text{ V}, V_{\text{GS}}=0 \text{ V}$	-	47	-	pF
Rg	Intrinsic gate resistance	f = 1 MHz, I _D = 0 A	-	6.5	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, \text{ I}_{D} = 8 \text{ A},$	-	15	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test circuit for gate charge	-	3.7	-	nC
Q _{gd}	Gate-drain charge	behavior")	-	8	-	

Table 6: Dynamic

Notes:

 $^{(1)}$ Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
t _{d(on)}	Turn-on delay time	V _{DD} = 300 V, I _D = 4 A	-	11	-			
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	5	-			
t _{d(off)}	Turn-off delay time	resistive load switching times"	-	28	-	ns		
t _f	Fall time	and Figure 19: "Switching time waveform")	-	11.5	-			



Electrical characteristics

	Tabl	e 8: Source-drain diode				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		8	Α
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		32	А
Vsd ⁽³⁾	Forward on voltage	$V_{GS} = 0 V$, $I_{SD} = 8 A$	-		1.6	V
trr	Reverse recovery time	$I_{SD} = 8 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	90		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 16:	-	225		μC
I _{RRM}	Reverse recovery current	"Test circuit for inductive load switching and diode recovery times")	-	5		A
trr	Reverse recovery time	I _{SD} = 8 A, di/dt = 100 A/µs,	-	190		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{\text{j}} = 150 \text{ °C}$ (see Figure 16: "Test circuit for	-	684		nC
Irrm	Reverse recovery current	inductive load switching and diode recovery times")	-	7.2		A

Notes:

⁽¹⁾ Limited by maximum junction temperature.

 $^{\left(2\right) }$ Pulse width is limited by safe operating area.


 $^{(3)}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.


Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 250 \ \mu A, I_D = 0 \ A$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.












Electrical characteristics










57

DocID029382 Rev 1

3 Test circuits










57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 DPAK (TO-252) type A package information




DocID029382 Rev 1

Package information

STD10N60DM2


Table 10: DPAK (TO-252) type A mechanical data					
Dim.	mm				
	Min.	Тур.	Max.		
A	2.20		2.40		
A1	0.90		1.10		
A2	0.03		0.23		
b	0.64		0.90		
b4	5.20		5.40		
с	0.45		0.60		
c2	0.48		0.60		
D	6.00		6.20		
D1	4.95	5.10	5.25		
E	6.40		6.60		
E1	4.60	4.70	4.80		
е	2.16	2.28	2.40		
e1	4.40		4.60		
н	9.35		10.10		
L	1.00		1.50		
(L1)	2.60	2.80	3.00		
L2	0.65	0.80	0.95		
L4	0.60		1.00		
R		0.20			
V2	0°		8°		






10/14

DPAK (TO-252) packing information 4.2









DocID029382 Rev 1

Package information

STD10N60DM2

nformation	formation						
Table 11: DPAK (TO-252) tape and reel mechanical data							
Таре			Reel				
Dim.	mm		Dim	I	mm		
	Min.	Max.	Dim.	Min.	Max.		
A0	6.8	7	A		330		
B0	10.4	10.6	В	1.5			
B1		12.1	С	12.8	13.2		
D	1.5	1.6	D	20.2			
D1	1.5		G	16.4	18.4		
E	1.65	1.85	N	50			
F	7.4	7.6	Т		22.4		
K0	2.55	2.75					
P0	3.9	4.1	Bas	e qty.	2500		
P1	7.9	8.1	Bul	k qty.	2500		
P2	1.9	2.1					
R	40						
Т	0.25	0.35					
W	15.7	16.3					

12/14 DocID029382 Rev 1



5 Revision history

Table 12: Document revision history

Date	Revision	Changes
17-Jun-2016	1	First release.



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: STD10N60DM2