



# STM32F302xx STM32F303xx

ARM Cortex-M4F 32b MCU+FPU, up to 256KB Flash+48KB SRAM  
4 ADCs, 2 DACs, 7 comp, 4 PGA, timers, 2.0-3.6 V operation

Datasheet – production data

## Features

- Core: ARM® 32-bit Cortex™-M4F CPU (72 MHz max), single-cycle multiplication and HW division, DSP instruction with FPU (floating-point unit) and MPU (memory protection unit).
- Operating conditions:
  - $V_{DD}$ ,  $V_{DDA}$  voltage range: 2.0 V to 3.6 V
- Memories
  - 128 to 256 Kbytes of Flash memory
  - Up to 40 Kbytes of SRAM on data bus with HW parity check
  - 8 Kbytes of SRAM on instruction bus with HW parity check (CCM)
- CRC calculation unit
- Reset and supply management
  - Power-on/Power down reset (POR/PDR)
  - Programmable voltage detector (PVD)
  - Low power modes: Sleep, Stop and Standby
  - VBAT supply for RTC and backup registers
- Clock management
  - 4 to 32 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - Internal 8 MHz RC with x 16 PLL option
  - Internal 40 kHz oscillator
- Up to 87 fast I/Os
  - All mappable on external interrupt vectors
  - Several 5 V-tolerant
- 12-channel DMA controller
- Up to four ADC 0.20  $\mu$ S (up to 39 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, separate analog supply from 2 to 3.6 V
- Up to two 12-bit DAC channels with analog supply from 2.4 to 3.6 V
- Seven fast rail-to-rail analog comparators with analog supply from 2 to 3.6 V
- Up to four operational amplifiers that can be used in PGA mode, all terminal accessible with analog supply from 2.4 to 3.6 V
- Support for up to 24 capacitive sensing keys supporting touchkey, linear and rotary touchsensors



- Up to 13 timers
  - One 32-bit timer and two 16-bit timers with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
  - Up to two 16-bit 6-channel advanced-control timers, with up to 6 PWM channels, deadtime generation and emergency stop
  - One 16-bit timer with 2 IC/OCs, 1 OCN/PWM, deadtime generation and emergency stop
  - Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop
  - Two watchdog timers (independent, window)
  - SysTick timer: 24-bit downcounter
  - Up to two 16-bit basic timers to drive the DAC
- Calendar RTC with Alarm, periodic wakeup from Stop/Standby
- Communication interfaces
  - CAN interface (2.0B Active)
  - Two I<sup>2</sup>C Fast mode plus (1 Mbit/s) with 20 mA current sink, SMBus/PMBus, wakeup from STOP
  - Up to five USART/UARTs (ISO 7816 interface, LIN, IrDA, modem control)
  - Up to three SPIs, two with multiplexed I<sup>2</sup>S interface, 4 to 16 programmable bit frame
  - USB 2.0 full speed interface
  - Infrared Transmitter
- Serial wire debug, JTAG, Cortex-M4F ETM
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F302xx	STM32F302CB, STM32F302CC, STM32F302RB, STM32F302RC, STM32F302VB, STM32F302VC
STM32F303xx	STM32F303CB, STM32F303CC, STM32F303RB, STM32F303RC, STM32F303VB, STM32F303VC

# Contents

- 1 Introduction ..... 8**
- 2 Description ..... 9**
- 3 Functional overview ..... 13**
  - 3.1 ARM® Cortex™-M4F core with embedded Flash and SRAM ..... 13
  - 3.2 Memory protection unit ..... 13
  - 3.3 Embedded Flash memory ..... 14
  - 3.4 Embedded SRAM ..... 14
  - 3.5 Boot modes ..... 14
  - 3.6 CRC (cyclic redundancy check) calculation unit ..... 14
  - 3.7 Power management ..... 14
    - 3.7.1 Power supply schemes ..... 14
    - 3.7.2 Power supply supervisor ..... 15
    - 3.7.3 Voltage regulator ..... 15
    - 3.7.4 Low-power modes ..... 15
  - 3.8 Clocks and startup ..... 16
  - 3.9 GPIOs (general-purpose inputs/outputs) ..... 18
  - 3.10 DMA (direct memory access) ..... 18
  - 3.11 Interrupts and events ..... 18
    - 3.11.1 Nested vectored interrupt controller (NVIC) ..... 18
  - 3.12 Fast ADC (analog-to-digital converter) ..... 19
    - 3.12.1 Temperature sensor ..... 19
    - 3.12.2 Internal voltage reference (V<sub>REFINT</sub>) ..... 20
    - 3.12.3 V<sub>BAT</sub> battery voltage monitoring ..... 20
    - 3.12.4 OPAMP reference voltage (VOPAMP) ..... 20
  - 3.13 DAC (digital-to-analog converter) ..... 20
  - 3.14 Operational amplifier ..... 21
  - 3.15 Fast comparators ..... 21
  - 3.16 Timers and watchdogs ..... 21
    - 3.16.1 Advanced timers (TIM1, TIM8) ..... 22
    - 3.16.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) .. 23
    - 3.16.3 Basic timers (TIM6, TIM7) ..... 23

3.16.4	Independent watchdog	23
3.16.5	Window watchdog	23
3.16.6	SysTick timer	24
3.17	Real-time clock (RTC) and backup registers	25
3.18	I <sup>2</sup> C bus	25
3.19	Universal synchronous/asynchronous receiver transmitter (USART)	26
3.20	Universal asynchronous receiver transmitter (UART)	27
3.21	Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)	27
3.22	Controller area network (CAN)	28
3.23	Universal serial bus (USB)	28
3.24	Infrared Transmitter	28
3.25	Touch sensing controller (TSC)	29
3.26	Development support	31
3.26.1	Serial wire JTAG debug port (SWJ-DP)	31
3.26.2	Embedded trace macrocell™	31
<b>4</b>	<b>Pinouts and pin description</b>	<b>32</b>
<b>5</b>	<b>Memory mapping</b>	<b>50</b>
<b>6</b>	<b>Electrical characteristics</b>	<b>53</b>
6.1	Parameter conditions	53
6.1.1	Minimum and maximum values	53
6.1.2	Typical values	53
6.1.3	Typical curves	53
6.1.4	Loading capacitor	53
6.1.5	Pin input voltage	53
6.1.6	Power supply scheme	54
6.1.7	Current consumption measurement	54
6.2	Absolute maximum ratings	56
6.3	Operating conditions	58
6.3.1	General operating conditions	58
6.3.2	Operating conditions at power-up / power-down	59
6.3.3	Embedded reset and power control block characteristics	59
6.3.4	Embedded reference voltage	61
6.3.5	Supply current characteristics	61

6.3.6	External clock source characteristics . . . . .	70
6.3.7	Internal clock source characteristics . . . . .	76
6.3.8	PLL characteristics . . . . .	77
6.3.9	Memory characteristics . . . . .	79
6.3.10	EMC characteristics . . . . .	80
6.3.11	Electrical sensitivity characteristics . . . . .	81
6.3.12	I/O current injection characteristics . . . . .	82
6.3.13	I/O port characteristics . . . . .	84
6.3.14	NRST pin characteristics . . . . .	90
6.3.15	Timer characteristics . . . . .	91
6.3.16	Communications interfaces . . . . .	93
6.3.17	ADC characteristics . . . . .	102
6.3.18	DAC electrical specifications . . . . .	106
6.3.19	Comparator characteristics . . . . .	108
6.3.20	Operational amplifier characteristics . . . . .	110
6.3.21	Temperature sensor characteristics . . . . .	112
6.3.22	V <sub>BAT</sub> monitoring characteristics . . . . .	112
<b>7</b>	<b>Package characteristics . . . . .</b>	<b>113</b>
7.1	Package mechanical data . . . . .	113
7.2	Thermal characteristics . . . . .	117
7.2.1	Reference document . . . . .	117
7.2.2	Selecting the product temperature range . . . . .	118
<b>8</b>	<b>Part numbering . . . . .</b>	<b>120</b>
<b>9</b>	<b>Revision history . . . . .</b>	<b>121</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	STM32F30x family device features and peripheral counts . . . . .	10
Table 3.	Temperature sensor calibration values . . . . .	20
Table 4.	Temperature sensor calibration values . . . . .	20
Table 5.	Timer feature comparison . . . . .	22
Table 6.	Comparison of I2C analog and digital filters . . . . .	26
Table 7.	STM32F30x I <sup>2</sup> C implementation . . . . .	26
Table 8.	USART features . . . . .	27
Table 9.	STM32F30x SPI/I2S implementation . . . . .	28
Table 10.	Capacitive sensing GPIOs available on STM32F30x devices . . . . .	30
Table 11.	No. of capacitive sensing channels available on STM32F302xx/STM32F303xx devices . . . . .	30
Table 12.	Legend/abbreviations used in the pinout table . . . . .	35
Table 13.	STM32F302xx/STM32F303xx pin definitions . . . . .	36
Table 14.	Alternate functions for port A . . . . .	42
Table 15.	Alternate functions for port B . . . . .	44
Table 16.	Alternate functions for port C . . . . .	46
Table 17.	Alternate functions for port D . . . . .	47
Table 18.	Alternate functions for port E . . . . .	48
Table 19.	Alternate functions for port F . . . . .	49
Table 20.	STM32F30x memory map and peripheral register boundary addresses . . . . .	51
Table 21.	Voltage characteristics . . . . .	56
Table 22.	Current characteristics . . . . .	57
Table 23.	Thermal characteristics . . . . .	57
Table 24.	General operating conditions . . . . .	58
Table 25.	Operating conditions at power-up / power-down . . . . .	59
Table 26.	Embedded reset and power control block characteristics . . . . .	59
Table 27.	Programmable voltage detector characteristics . . . . .	59
Table 28.	Embedded internal reference voltage . . . . .	61
Table 29.	Typical and maximum current consumption from V <sub>DD</sub> supply at V <sub>DD</sub> = 3.6 V . . . . .	62
Table 30.	Typical and maximum current consumption from the V <sub>DDA</sub> supply . . . . .	64
Table 31.	Typical and maximum V <sub>DD</sub> consumption in Stop and Standby modes . . . . .	65
Table 32.	Typical and maximum V <sub>DDA</sub> consumption in Stop and Standby modes . . . . .	65
Table 33.	Typical and maximum current consumption from V <sub>BAT</sub> supply . . . . .	66
Table 34.	Typical current consumption in Run mode, code with data processing running from Flash . . . . .	67
Table 35.	Typical current consumption in Sleep mode, code running from Flash or RAM . . . . .	68
Table 36.	High-speed external user clock characteristics . . . . .	70
Table 37.	Low-speed external user clock characteristics . . . . .	72
Table 38.	HSE oscillator characteristics . . . . .	73
Table 39.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz) . . . . .	75
Table 40.	HSI oscillator characteristics . . . . .	76
Table 41.	LSI oscillator characteristics . . . . .	77
Table 42.	Low-power mode wakeup timings . . . . .	77
Table 43.	PLL characteristics . . . . .	78
Table 44.	Flash memory characteristics . . . . .	79
Table 45.	Flash memory endurance and data retention . . . . .	79

Table 46.	EMS characteristics	80
Table 47.	EMI characteristics	81
Table 48.	ESD absolute maximum ratings	81
Table 49.	Electrical sensitivities	82
Table 50.	I/O current injection susceptibility	83
Table 51.	I/O static characteristics	84
Table 52.	Output voltage characteristics	88
Table 53.	I/O AC characteristics	89
Table 54.	NRST pin characteristics	90
Table 55.	TIMx characteristics	91
Table 56.	IWDG min/max timeout period at 40 kHz (LSI)	91
Table 57.	WWDG min-max timeout value @72 MHz (PCLK)	92
Table 58.	I <sup>2</sup> C characteristics	93
Table 59.	I2C analog filter characteristics	93
Table 60.	SPI characteristics	95
Table 61.	I <sup>2</sup> S characteristics	98
Table 62.	USB startup time	100
Table 63.	USB DC electrical characteristics	100
Table 64.	USB: Full-speed electrical characteristics	101
Table 65.	ADC characteristics	102
Table 66.	Minimum sampling time to be respected for fast and slow channels	103
Table 67.	ADC accuracy	104
Table 68.	DAC characteristics	106
Table 69.	Comparator characteristics	108
Table 70.	Operational amplifier characteristics	110
Table 71.	TS characteristics	112
Table 72.	V <sub>BAT</sub> monitoring characteristics	112
Table 73.	LQPF100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	114
Table 74.	LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data	115
Table 75.	LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	116
Table 76.	Package thermal characteristics	117
Table 77.	Ordering information scheme	120
Table 78.	Document revision history	121

## List of figures

Figure 1.	STM32F302xx block diagram . . . . .	11
Figure 2.	STM32F303xx block diagram . . . . .	12
Figure 3.	Clock tree . . . . .	17
Figure 4.	Infrared transmitter . . . . .	29
Figure 5.	STM32F302xx/STM32F303xx LQFP48 pinout . . . . .	32
Figure 6.	STM32F302xx/STM32F303xx LQFP64 pinout . . . . .	33
Figure 7.	STM32F302xx/STM32F303xx LQFP100 pinout . . . . .	34
Figure 8.	STM32F30x memory map . . . . .	50
Figure 9.	Pin loading conditions . . . . .	53
Figure 10.	Pin input voltage . . . . .	53
Figure 11.	Power supply scheme . . . . .	54
Figure 12.	Current consumption measurement scheme . . . . .	54
Figure 13.	High-speed external clock source AC timing diagram . . . . .	71
Figure 14.	Low-speed external clock source AC timing diagram . . . . .	72
Figure 15.	Typical application with an 8 MHz crystal . . . . .	74
Figure 16.	Typical application with a 32.768 kHz crystal . . . . .	76
Figure 17.	TC and TTA I/O input characteristics - CMOS port . . . . .	86
Figure 18.	TC and TTA I/O input characteristics - TTL port . . . . .	86
Figure 19.	Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port . . . . .	86
Figure 20.	Five volt tolerant (FT and FTf) I/O input characteristics - TTL port . . . . .	87
Figure 21.	I/O AC characteristics definition . . . . .	90
Figure 22.	Recommended NRST pin protection . . . . .	90
Figure 23.	I <sup>2</sup> C bus AC waveforms and measurement circuit . . . . .	94
Figure 24.	SPI timing diagram - slave mode and CPHA = 0 . . . . .	96
Figure 25.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup> . . . . .	96
Figure 26.	SPI timing diagram - master mode <sup>(1)</sup> . . . . .	97
Figure 27.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	99
Figure 28.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup> . . . . .	99
Figure 29.	USB timings: definition of data signal rise and fall time . . . . .	100
Figure 30.	ADC accuracy characteristics . . . . .	104
Figure 31.	Typical connection diagram using the ADC . . . . .	105
Figure 32.	12-bit buffered /non-buffered DAC . . . . .	107
Figure 33.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline . . . . .	114
Figure 34.	Recommended footprint <sup>(1)</sup> . . . . .	114
Figure 35.	LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline . . . . .	115
Figure 36.	Recommended footprint <sup>(1)</sup> . . . . .	115
Figure 37.	LQFP48 – 7 x 7mm, 48-pin low-profile quad flat package outline . . . . .	116
Figure 38.	Recommended footprint <sup>(1)</sup> . . . . .	116
Figure 39.	LQFP100 P <sub>D</sub> max vs. T <sub>A</sub> . . . . .	119

# 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F30x microcontrollers.

This STM32F30x datasheet should be read in conjunction with the STM32F30x reference manual. The reference manual is available from the STMicroelectronics website [www.st.com](http://www.st.com).

For information on the Cortex™-M4F core please refer to the Cortex™-M4F Technical Reference Manual, available from the [www.arm.com](http://www.arm.com) website at the following address:

<http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.subset.cortexm.m4/index.html>





## 2 Description

The STM32F302xx/STM32F303xx family is based on the high-performance ARM® Cortex™-M4 32-bit RISC core operating at a frequency of up to 72 MHz, and embedding a floating point unit (FPU), a memory protection unit (MPU) and an embedded trace macrocell (ETM). The family incorporates high-speed embedded memories (up to 256 Kbytes of Flash memory, up to 48 Kbytes of SRAM), and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The devices offer up to four fast 12-bit ADCs (5 Msps), up to seven comparators, up to four operational amplifiers, up to two DAC channels, a low-power RTC, up to five general-purpose 16-bit timers, one general-purpose 32-bit timer, and two timers dedicated to motor control. They also feature standard and advanced communication interfaces: up to two I<sup>2</sup>Cs, up to three SPIs (two SPIs are with multiplexed full-duplex I2Ss on STM32F303xx devices), three USARTs, up to two UARTs CAN and USB. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.

The STM32F302xx/STM32F303xx family operates in the -40 to +85 °C and -40 to +105 °C temperature ranges from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F302xx/STM32F303xx family offers devices in three packages ranging from 48 pins to 100 pins.


The set of included peripherals changes with the device chosen.

Table 2. STM32F30x family device features and peripheral counts

Peripheral		STM32F302Cx		STM32F302Rx		STM32F302Vx		STM32F303Cx		STM32F303Rx		STM32F303Vx	
Flash (Kbytes)		128	256	128	256	128	256	128	256	128	256	128	256
SRAM (Kbytes) on data bus		24	32	24	32	24	32	32	40	32	40	32	40
SRAM (Kbytes) on instruction bus (CCM: core coupled memory)		8											
Timers	Advanced control	1 (16-bit)						2 (16-bit)					
	General purpose	5 (16-bit) 1 (32 bit)											
	Basic	1 (16-bit)						2 (16-bit)					
Comm. interfaces	SPI(I2S) <sup>(1)</sup>	3						3(2)					
	I <sup>2</sup> C	2											
	USART	3											
	UART	2											
	CAN	1											
	USB	1											
GPIOs	Normal I/Os (TC,TTa)	20		27		45		20		27		45	
	5 volts Tolerant I/Os ( FT, Ftf)	17		25		42		17		25		42	
DMA channels		12											
12-bit ADCs		2						4					
12-bit DAC channels		1						2					
Analog comparator		4						7					
Operational amplifiers		2						4					
CPU frequency		72 MHz											
Operating voltage		2.0 to 3.6 V											
Operating temperature		Ambient operating temperature: - 40 to 85 °C / - 40 to 105 °C Junction temperature: - 40 to 125 °C											
Packages		LQFP48		LQFP64		LQFP100		LQFP48		LQFP64		LQFP100	


1. In 128K and 256K Flash STM32F303xx devices the SPI interfaces can work in an exclusive way in either the SPI mode or the I<sup>2</sup>S audio mode.

Figure 1. STM32F302xx block diagram



1. AF: alternate function on I/O pins.

Figure 2. STM32F303xx block diagram



1. AF: alternate function on I/O pins.

## 3 Functional overview

### 3.1 ARM® Cortex™-M4F core with embedded Flash and SRAM

The ARM Cortex-M4F processor is the latest generation of ARM processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.

The ARM Cortex-M4F 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

Its single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.

With its embedded ARM core, the STM32F302xx/STM32F303xx family is compatible with all ARM tools and software.

*Figure 1* and *Figure 2* show the general block diagrams of the STM32F302xx/STM32F303xx family devices.

### 3.2 Memory protection unit

The memory protection unit (MPU) is used to separate the processing of tasks from the data protection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory.

The memory protection unit is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

The Cortex-M4F processor is a high performance 32-bit processor designed for the microcontroller market. It offers significant benefits to developers, including:

- Outstanding processing performance combined with fast interrupt handling
- Enhanced system debug with extensive breakpoint and trace capabilities
- Efficient processor core, system and memories
- Ultralow power consumption with integrated sleep modes
- Platform security robustness with optional integrated memory protection unit (MPU)

With its embedded ARM core, the STM32F302xx/STM32F303xx devices are compatible with all ARM development tools and software.

### 3.3 Embedded Flash memory

All STM32F302xx/STM32F303xx devices feature up to 256 Kbytes of embedded Flash memory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above).

### 3.4 Embedded SRAM

STM32F302xx/STM32F303xx devices feature up to 48 Kbytes of embedded SRAM with hardware parity check. The memory can be accessed in read/write at CPU clock speed with 0 wait states, allowing the CPU to achieve 90 Dhrystone Mips at 72 MHz (when running code from CCM, core coupled memory).

- 8 Kbytes of SRAM mapped on the instruction bus (Core Coupled Memory (CCM)), used to execute critical routines or to access data (parity check on all of CCM RAM).
- 40 Kbytes of SRAM mapped on the data bus (parity check on first 16 Kbytes of SRAM)

### 3.5 Boot modes

At startup, Boot0 pin and Boot1 option bit are used to select one of three boot options:

- Boot from user Flash
- Boot from system memory
- Boot from embedded SRAM

The boot loader is located in system memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB(DFU).

### 3.6 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.

### 3.7 Power management

#### 3.7.1 Power supply schemes

- $V_{SS}, V_{DD} = 2.0$  to  $3.6$  V : external power supply for I/Os and the internal regulator. It is provided externally through  $V_{DD}$  pins.
- $V_{SSA}, V_{DDA} = 2.0$  to  $3.6$  V: external analog power supply for ADC, DACs, comparators operational amplifiers, reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 2.4 V when the DACs and operational amplifiers are used). The  $V_{DDA}$  voltage

level must be always greater or equal to the  $V_{DD}$  voltage level and must be provided first.

- $V_{BAT} = 1.65$  to  $3.6$  V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when  $V_{DD}$  is not present.

### 3.7.2 Power supply supervisor

The device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. They are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage is below a specified threshold, VPOR/PDR, without the need for an external reset circuit.

- The POR monitors only the  $V_{DD}$  supply voltage. During the startup phase it is required that  $V_{DDA}$  should arrive first and be greater than or equal to  $V_{DD}$ .
- The PDR monitors both the  $V_{DD}$  and  $V_{DDA}$  supply voltages, however the  $V_{DDA}$  power supply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the application design ensures that  $V_{DDA}$  is higher than or equal to  $V_{DD}$ .

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}$  power supply and compares it to the  $V_{PVD}$  threshold. An interrupt can be generated when  $V_{DD}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

### 3.7.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR), and power-down.

- The MR mode is used in the nominal regulation mode (Run)
- The LPR mode is used in Stop mode.
- The power-down mode is used in Standby mode: the regulator output is in high impedance, and the kernel circuitry is powered down thus inducing zero consumption.

The voltage regulator is always enabled after reset. It is disabled in Standby mode.

### 3.7.4 Low-power modes

The STM32F302xx/STM32F303xx supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

- Sleep mode  
In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.
- Stop mode  
Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC

and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode.

The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the PVD output, the USB wakeup on STM32F303xx devices, the RTC alarm, COMPx, I2Cx or U(S)ARTx.

- Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire 1.8 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering Standby mode, SRAM and register contents are lost except for registers in the Backup domain and Standby circuitry.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising edge on the WKUP pin, or an RTC alarm occurs.

*Note: The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop or Standby mode.*


## 3.8 Clocks and startup

System clock selection is performed on startup, however the internal RC 8 MHz oscillator is selected as default CPU clock on reset. An external 4-32 MHz clock can be selected, in which case it is monitored for failure. If failure is detected, the system automatically switches back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example with failure of an indirectly used external oscillator).

Several prescalers allow to configure the AHB frequency, the high speed APB (APB2) and the low speed APB (APB1) domains. The maximum frequency of the AHB and the high speed APB domains is 72 MHz, while the maximum allowed frequency of the low speed APB domain is 36 MHz.



Figure 3. Clock tree



## 3.9 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high current capable except for analog inputs.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

## 3.10 DMA (direct memory access)

The flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each of the 12 DMA channels is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose timers, DAC and ADC.

## 3.11 Interrupts and events

### 3.11.1 Nested vectored interrupt controller (NVIC)

The STM32F302xx/STM32F303xx devices embed a nested vectored interrupt controller (NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.

The NVIC benefits are the following:

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.12 Fast ADC (analog-to-digital converter)

Up to four fast analog-to-digital converters 5 MSPS, with selectable resolution between 12 and 6 bit, are embedded in the STM32F302xx/STM32F303xx family devices. The ADCs have up to 39 external channels. Some of the external channels are shared between ADC1&2 and between ADC3&4, performing conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADCs have also internal channels: Temperature sensor connected to ADC1 channel 16,  $V_{BAT/2}$  connected to ADC1 channel 17, Voltage reference  $V_{REFINT}$  connected to the 4 ADCs channel 18, VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2 channel 17, VOPAMP3 connected to ADC3 channel 17, VOPAMP4 connected to ADC4 channel 17.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold
- Single-shunt phase current reading techniques.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) and the advanced-control timers (TIM1 on all devices and TIM8 on STM32F303xx devices) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.

### 3.12.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{SENSE}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode.

**Table 3. Temperature sensor calibration values**

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, $V_{DDA} = 3.3 \text{ V}$	0x1FFF F7B8 - 0x1FFF F7B9
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C $V_{DDA} = 3.3 \text{ V}$	0x1FFF F7C2 - 0x1FFF F7C3

### 3.12.2 Internal voltage reference ( $V_{REFINT}$ )

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN18 input channel. The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

**Table 4. Temperature sensor calibration values**

Calibration value name	Description	Memory address
VREFINT_CAL	Raw data acquired at temperature of 30 °C $V_{DDA} = 3.3 \text{ V}$	0x1FFF F7BA - 0x1FFF F7BB

### 3.12.3 $V_{BAT}$ battery voltage monitoring

This embedded hardware feature allows the application to measure the  $V_{BAT}$  battery voltage using the internal ADC channel ADC\_IN17. As the  $V_{BAT}$  voltage may be higher than  $V_{DDA}$ , and thus outside the ADC input range, the  $V_{BAT}$  pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the  $V_{BAT}$  voltage.

### 3.12.4 OPAMP reference voltage (VOPAMP)

Every OPAMP reference voltage can be measured using a corresponding ADC internal channel: VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to ADC2 channel 17, VOPAMP3 connected to ADC3 channel 17, VOPAMP4 connected to ADC4 channel 17.

## 3.13 DAC (digital-to-analog converter)

Up to two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in inverting configuration.

This digital interface supports the following features:

- Up to two DAC output channels on STM32F303xx devices
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability on STM32F303xx devices
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions on STM32F303xx devices
- DMA capability (for each channel on STM32F303xx devices)
- External triggers for conversion

### 3.14 Operational amplifier

The STM32F302xx/STM32F303xx embeds up to four operational amplifiers with external or internal follower routing and PGA capability (or even amplifier and filter capability with external components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.

The operational amplifier features:

- 8 MHz GBP
- 0.5 mA output capability
- Rail-to-rail input/output
- In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.

### 3.15 Fast comparators

The STM32F302xx/STM32F303xx devices embed seven fast rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pin
- Internal reference voltage or submultiple (1/4, 1/2, 3/4). Refer to [Table 28: Embedded internal reference voltage on page 61](#) for the value and precision of the internal reference voltage.

All comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined per pair into a window comparator

### 3.16 Timers and watchdogs

The STM32F302xx/STM32F303xx includes up to two advanced control timers, up to 6 general-purpose timers, two basic timers, two watchdog timers and a SysTick timer. The table below compares the features of the advanced control, general purpose and basic timers.

Table 5. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare Channels	Complementary outputs
Advanced	TIM1, TIM8 (on STM32F303xx devices only)	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	Yes
General-purpose	TIM2	32-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General-purpose	TIM3, TIM4	16-bit	Up, Down, Up/Down	Any integer between 1 and 65536	Yes	4	No
General-purpose	TIM15	16-bit	Up	Any integer between 1 and 65536	Yes	2	1
General-purpose	TIM16, TIM17	16-bit	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7 (on STM32F303xx devices only)	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

### 3.16.1 Advanced timers (TIM1, TIM8)

The advanced-control timers (TIM1 on all devices and TIM8 on STM32F303xx devices) can each be seen as a three-phase PWM multiplexed on 6 channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The 4 independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0-100%)
- One-pulse mode output

In debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled to turn off any power switches driven by these outputs.

Many features are shared with those of the general-purpose TIM timers (described in [Section 3.16.2](#) using the same architecture, so the advanced-control timers can work together with the TIM timers via the Timer Link feature for synchronization or event chaining.

### 3.16.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17)

There are up to six synchronizable general-purpose timers embedded in the STM32F302xx/STM32F303xx (see [Table 5](#) for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2, 3, and TIM4

These are full-featured general-purpose timers:

- TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler
- TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.

These timers all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link feature for synchronization or event chaining.

The counters can be frozen in debug mode.

All have independent DMA request generation and support quadrature encoders.

- TIM15, 16 and 17

These three timers general-purpose timers with mid-range features:

They have 16-bit auto-reload upcounters and 16-bit prescalers.

- TIM15 has 2 channels and 1 complementary channel
- TIM16 and TIM17 have 1 channel and 1 complementary channel

All channels can be used for input capture/output compare, PWM or one-pulse mode output.

The timers can work together via the Timer Link feature for synchronization or event chaining. The timers have independent DMA request generation.

The counters can be frozen in debug mode.

### 3.16.3 Basic timers (TIM6, TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as a generic 16-bit time base.

### 3.16.4 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 40 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.

### 3.16.5 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

### 3.16.6 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0.
- Programmable clock source



### 3.17 Real-time clock (RTC) and backup registers

The RTC and the 16 backup registers are supplied through a switch that takes power from either the  $V_{DD}$  supply when present or the  $V_{BAT}$  pin. The backup registers are sixteen 32-bit registers used to store 64 bytes of user application data when  $V_{DD}$  power is not present.

They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format.
- Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.
- Two programmable alarms with wake up from Stop and Standby mode capability.
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter. The MCU can be woken up from Stop and Standby modes on tamper event detection.
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event. The MCU can be woken up from Stop and Standby modes on timestamp event detection.
- 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY capability.

The RTC clock sources can be:

- A 32.768 kHz external crystal
- A resonator or oscillator
- The internal low-power RC oscillator (typical frequency of 40 kHz)
- The high-speed external clock divided by 32.

### 3.18 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard (up to 100 KHz), fast (up to 400 KHz) and fast mode + (up to 1 MHz) modes.

Both support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2 addresses, 1 with configurable mask). They also include programmable analog and digital noise filters.

**Table 6. Comparison of I2C analog and digital filters**

	Analog filter	Digital filter
Pulse width of suppressed spikes	≥ 50 ns	Programmable length from 1 to 15 I2C peripheral clocks
Benefits	Available in Stop mode	1. Extra filtering capability vs. standard requirements. 2. Stable length
Drawbacks	Variations depending on temperature, voltage, process	Disabled when Wakeup from Stop mode is enabled

In addition, they provide hardware support for SMBUS 2.0 and PMBUS 1.1: ARP capability, Host notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the I2Cx (x=1,2) to wake up the MCU from Stop mode on address match.

The I2C interfaces can be served by the DMA controller.

Refer to [Table 7](#) for the features available in I2C1 and I2C2.

**Table 7. STM32F30x I<sup>2</sup>C implementation**

I2C features <sup>(1)</sup>	I2C1	I2C2
7-bit addressing mode	X	X
10-bit addressing mode	X	X
Standard mode (up to 100 kbit/s)	X	X
Fast mode (up to 400 kbit/s)	X	X
Fast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s)	X	X
Independent clock	X	X
SMBus	X	X
Wakeup from STOP	X	X

1. X = supported.

### 3.19 Universal synchronous/asynchronous receiver transmitter (USART)

The STM32F302xx/STM32F303xx devices have three embedded universal synchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).

The USART interfaces are able to communicate at speeds of up to 9 Mbits/s.

They provide hardware management of the CTS and RTS signals, they support IrDA SIR ENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and have LIN Master/Slave capability. The USART interfaces can be served by the DMA controller.

### 3.20 Universal asynchronous receiver transmitter (UART)

The STM32F302xx/STM32F303xx devices have 2 embedded universal asynchronous receiver transmitters (UART4, and UART5). The UART interfaces support IrDA SIR ENDEC, multiprocessor communication mode and single-wire half-duplex communication mode. The UART interfaces can be served by the DMA controller.

Refer to [Table 8](#) for the features available in all U(S)ARTs interfaces

**Table 8. USART features**

USART modes/features <sup>(1)</sup>	USART1	USART2	USART3	USART4	USART5
Hardware flow control for modem	X	X	X		
Continuous communication using DMA	X	X	X	X	X
Multiprocessor communication	X	X	X	X	X
Synchronous mode	X	X	X		
Smartcard mode	X	X	X		
Single-wire half-duplex communication	X	X	X	X	X
IrDA SIR ENDEC block	X	X	X	X	X
LIN mode	X	X	X	X	X
Dual clock domain and wakeup from Stop mode	X	X	X	X	X
Receiver timeout interrupt	X	X	X	X	X
Modbus communication	X	X	X	X	X
Auto baud rate detection	X	X	X		
Driver Enable	X	X	X		

1. X = supported.

### 3.21 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)

Up to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or slave at half-duplex and full duplex communication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clock for an external audio component at 256 times the sampling frequency.

Refer to [Table 9](#) for the features available in SPI1, SPI2 and SPI3

**Table 9. STM32F30x SPI/I2S implementation**

SPI features <sup>(1)</sup>	SPI1	SPI2	SPI3
Hardware CRC calculation	X	X	X
Rx/Tx FIFO	X	X	X
NSS pulse mode	X	X	X
I2S mode		X	X
TI mode	X	X	X

1. X = supported.

### 3.22 Controller area network (CAN)

The CAN is compliant with specifications 2.0A and B (active) with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. It has three transmit mailboxes, two receive FIFOs with 3 stages and 14 scalable filter banks.

### 3.23 Universal serial bus (USB)

The STM32F302xx/STM32F303xx medium and high density devices embed an USB device peripheral compatible with the USB full-speed 12 Mbs. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and suspend/resume support. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).


### 3.24 Infrared Transmitter

The STM32F302xx/STM32F303xx devices provide an infrared transmitter solution. The solution is based on internal connections between TIM16 and TIM17 as shown in the figure below.

TIM17 is used to provide the carrier frequency and TIM16 provides the main signal to be sent. The infrared output signal is available on PB9 or PA13.

To generate the infrared remote control signals, TIM16 channel 1 and TIM17 channel 1 must be properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming the two timers output compare channels.

Figure 4. Infrared transmitter



### 3.25 Touch sensing controller (TSC)

Capacitive sensing technology is able to detect the presence of a finger near an electrode which is protected from direct touch by a dielectric (glass, plastic, ...). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the electrode capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. To limit the CPU bandwidth usage this acquisition is directly managed by the hardware touch sensing controller and only requires few external components to operate. The STM32F302xx/STM32F303xx devices offer up to 24 capacitive sensing channels distributed over 8 analog I/O groups.

The touch sensing controller is fully supported by the STMTouch touch sensing firmware library which is free to use and allows touch sensing functionality to be implemented reliably in the end application.

**Table 10. Capacitive sensing GPIOs available on STM32F30x devices**

Group	Capacitive sensing signal name	Pin name	Group	Capacitive sensing signal name	Pin name
1	TSC_G1_IO1	PA0	5	TSC_G5_IO1	PB3
	TSC_G1_IO2	PA1		TSC_G5_IO2	PB4
	TSC_G1_IO3	PA2		TSC_G5_IO3	PB6
	TSC_G1_IO4	PA3		TSC_G5_IO4	PB7
2	TSC_G2_IO1	PA4	6	TSC_G6_IO1	PB11
	TSC_G2_IO2	PA5		TSC_G6_IO2	PB12
	TSC_G2_IO3	PA6		TSC_G6_IO3	PB13
	TSC_G2_IO4	PA7		TSC_G6_IO4	PB14
3	TSC_G3_IO1	PC5	7	TSC_G7_IO1	PE2
	TSC_G3_IO2	PB0		TSC_G7_IO2	PE3
	TSC_G3_IO3	PB1		TSC_G7_IO3	PE4
	TSC_G3_IO4	PB2		TSC_G7_IO4	PE5
4	TSC_G4_IO1	PA9	8	TSC_G8_IO1	PD12
	TSC_G4_IO2	PA10		TSC_G8_IO2	PD13
	TSC_G4_IO3	PA13		TSC_G8_IO3	PD14
	TSC_G4_IO4	PA14		TSC_G8_IO4	PD15

**Table 11. No. of capacitive sensing channels available on STM32F302xx/STM32F303xx devices**

Analog I/O group	Number of capacitive sensing channels		
	STM32F30xVx	STM32F30xRx	STM32F30xCx
G1	3	3	3
G2	3	3	3
G3	3	3	2
G4	3	3	3
G5	3	3	3
G6	3	3	3
G7	3	0	0
G8	3	0	0
Number of capacitive sensing channels	24	18	17

## 3.26 Development support

### 3.26.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

The JTAG TMS and TCK pins are shared respectively with SWDIO and SWCLK and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

### 3.26.2 Embedded trace macrocell™

The ARM embedded trace macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F302xx/STM32F303xx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using a high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

# 4 Pinouts and pin description

Figure 5. STM32F302xx/STM32F303xx LQFP48 pinout








Figure 6. STM32F302xx/STM32F303xx LQFP64 pinout



ai18484V3

Figure 7. STM32F302xx/STM32F303xx LQFP100 pinout



**Table 12. Legend/abbreviations used in the pinout table**

Name		Abbreviation	Definition
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type	S		Supply pin
	I		Input only pin
	I/O		Input / output pin
I/O structure	FT		5 V tolerant I/O
	FTf		5 V tolerant I/O, FM+ capable
	TTa		3.3 V tolerant I/O directly connected to ADC
	TC		Standard 3.3V I/O
	B		Dedicated BOOT0 pin
	RST		Bidirectional reset pin with embedded weak pull-up resistor
Notes		Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers	
	Additional functions	Functions directly selected/enabled through peripheral registers	

Table 13. STM32F302xx/STM32F303xx pin definitions

Pin number			Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQF P100	LQF P64	LQF P48					Alternate functions	Additional functions
1			PE2	I/O	FT	(1)	TRACECK, TIM3_CH1, TSC_G7_IO1	
2			PE3	I/O	FT	(2)(1)	TRACED0, TIM3_CH2, TSC_G7_IO2	
3			PE4	I/O	FT	(1)	TRACED1, TIM3_CH3, TSC_G7_IO3	
4			PE5	I/O	FT	(1)	TRACED2, TIM3_CH4, TSC_G7_IO4	
5			PE6	I/O	FT	(1)	TRACED3	WKUP3, RTC_TAMP3
6	1	1	V <sub>BAT</sub>	S			Backup power supply	
7	2	2	PC13	I/O	TC		TIM1_CH1N	WKUP2, RTC_TAMP1, RTC_TS, RTC_OUT
8	3	3	PC14 - OSC32_IN (PC14)	I/O	TC			OSC32_IN
9	4	4	PC15- OSC32_OUT (PC15)	I/O	TC			OSC32_OUT
10			PF9	I/O	FT	(1)	TIM15_CH1 SPI2_SCK	
11			PF10	I/O	FT	(1)	TIM15_CH2 SPI2_SCK	
12	5	5	PF0- OSC_IN (PF0)	I/O	FTf		TIM1_CH3N, I2C2_SDA	OSC_IN
13	6	6	PF1- OSC_OUT (PF1)	I/O	FTf		I2C2_SCL	OSC_OUT
14	7	7	NRST	I/O	RST		Device reset input / internal reset output (active low)	
15	8		PC0	I/O	TTa	(1)		ADC12_IN6, COMP7_INM <sup>(3)</sup>
16	9		PC1	I/O	TTa	(1)		ADC12_IN7, COMP7_INP <sup>(3)</sup>
17	10		PC2	I/O	TTa	(1)	COMP7_OUT <sup>(3)</sup>	ADC12_IN8
18	11		PC3	I/O	TTa	(1)	TIM1_BKIN2	ADC12_IN9
19			PF2	I/O	TTa	(1)		ADC12_IN10
20	12	8	V <sub>SSA</sub> / V <sub>REF-</sub>	S			Analog ground/Negative reference voltage	
21			V <sub>REF+</sub>	S		(1)	Positive reference voltage	
22			V <sub>DDA</sub>	S		(1)	Analog power supply	
	13	9	V <sub>DDA</sub> , V <sub>REF+</sub>	S			Analog power supply/Positive reference voltage	

Table 13. STM32F302xx/STM32F303xx pin definitions (continued)

Pin number			Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQF P100	LQF P64	LQF P48					Alternate functions	Additional functions
23	14	10	PA0	I/O	TTa		USART2_CTS, TIM2_CH1_ETR, TIM8_BKIN <sup>(3)</sup> , TIM8_ETR <sup>(3)</sup> , TSC_G1_IO1, COMP1_OUT	ADC1_IN1, COMP1_INM, RTC_TAMP2, WKUP1, COMP7_INP <sup>(3)</sup>
24	15	11	PA1	I/O	TTa		USART2_RTS, TIM2_CH2, TSC_G1_IO2TIM15_CH1N <sup>(3)</sup>	ADC1_IN2, COMP1_INP, OPAMP1_VINP, OPAMP3_VINP <sup>(3)</sup>
25	16	12	PA2	I/O	TTa		USART2_TX, TIM2_CH3, TIM15_CH1, TSC_G1_IO3, COMP2_OUT	ADC1_IN3, COMP2_INM, AOP1_OUT
26	17	13	PA3	I/O	TTa		USART2_RX, TIM2_CH4, TIM15_CH2, TSC_G1_IO4,	ADC1_IN4, OPAMP1_VINP, COMP2_INP, OPAMP1_VINM
27	18		PF4	I/O	TTa	(1)	COMP1_OUT	ADC1_IN5
28	19		V <sub>DD_4</sub>	S		(1)		
29	20	14	PA4	I/O	TTa		SPI1_NSS, SPI3_NSS/I2S3_WS <sup>(3)</sup> , USART2_CK, TSC_G2_IO1, TIM3_CH2	ADC2_IN1, DAC1_OUT1, OPAMP4_VINP, COMP1_INM4, COMP2_INM4, COMP3_INM4, COMP4_INM4, COMP5_INM4, COMP6_INM4, COMP7_INM4
30	21	15	PA5	I/O	TTa		SPI1_SCK, TIM2_CH1_ETR, TSC_G2_IO2	ADC2_IN2, DAC1_OUT2 <sup>(3)</sup> , OPAMP1_VINP, OPAMP2_VINM, OPAMP3_VINP, COMP1_INM5, COMP2_INM5, COMP3_INM5, COMP4_INM5, COMP5_INM5, COMP6_INM5, COMP7_INM5
31	22	16	PA6	I/O	TTa		SPI1_MISO, TIM3_CH1, TIM8_BKIN <sup>(3)</sup> , TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3	ADC2_IN3, AOP2_OUT
32	23	17	PA7	I/O	TTa		SPI1_MOSI, TIM3_CH2, TIM17_CH1, TIM1_CH1N, TIM8_CH1N, TSC_G2_IO4, COMP2_OUT	ADC2_IN4, COMP2_IN, OPAMP2_VINP, OPAMP1_VINP
33	24		PC4	I/O	TTa	(1)	USART1_TX	ADC2_IN5

Table 13. STM32F302xx/STM32F303xx pin definitions (continued)

Pin number			Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQF P100	LQF P64	LQF P48					Alternate functions	Additional functions
34	25		PC5	I/O	TTa	(1)	USART1_RX, TSC_G3_IO1	ADC2_IN11, OPAMP2_VINM, OPAMP1_VINM
35	26	18	PB0	I/O	TTa		TIM3_CH3, TIM1_CH2N, TIM8_CH2N <sup>(3)</sup> , TSC_G3_IO2	ADC3_IN12 <sup>(3)</sup> , COMP4_INP, OPAMP3_VINP <sup>(3)</sup> , OPAMP2_VINP
36	27	19	PB1	I/O	TTa		TIM3_CH4, TIM1_CH3N, TIM8_CH3N <sup>(3)</sup> , COMP4_OUT, TSC_G3_IO3	ADC3_IN1 <sup>(3)</sup> , AOP3_OUT
37	28	20	PB2	I/O	TTa		TSC_G3_IO4	ADC2_IN12, COMP4_INM, OPAMP3_VINM <sup>(3)</sup>
38			PE7	I/O	TTa	(1)	TIM1_ETR	ADC3_IN13 <sup>(3)</sup> , COMP4_INP
39			PE8	I/O	TTa	(1)	TIM1_CH1N	COMP4_INM, ADC34_IN6 <sup>(3)</sup>
40			PE9	I/O	TTa	(1)	TIM1_CH1	ADC3_IN2 <sup>(3)</sup>
41			PE10	I/O	TTa	(1)	TIM1_CH2N	ADC3_IN14 <sup>(3)</sup>
42			PE11	I/O	TTa	(1)	TIM1_CH2	ADC3_IN15 <sup>(3)</sup>
43			PE12	I/O	TTa	(1)	TIM1_CH3N	ADC3_IN16 <sup>(3)</sup>
44			PE13	I/O	TTa	(1)	TIM1_CH3	ADC3_IN3 <sup>(3)</sup>
45			PE14	I/O	TTa	(1)	TIM1_CH4, TIM1_BKIN2	ADC4_IN1 <sup>(3)</sup>
46			PE15	I/O	TTa	(1)	USART3_RX, TIM1_BKIN	ADC4_IN2 <sup>(3)</sup>
47	29	21	PB10	I/O	TTa		USART3_TX, TIM2_CH3, TSC_SYNC	COMP5_INM <sup>(3)</sup> , OPAMP4_VINM <sup>(3)</sup> , OPAMP3_VINM <sup>(3)</sup>
48	30	22	PB11	I/O	TTa		USART3_RX, TIM2_CH4, TSC_G6_IO1	COMP6_INP, OPAMP4_VINP <sup>(3)</sup>
49	31	23	VSS_2	S			Digital ground	
50	32	24	VDD_2	S			Digital power supply	
51	33	25	PB12	I/O	TTa		SPI2_NSS/I2S2_WS <sup>(3)</sup> , I2C2_SMBA, USART3_CK, TIM1_BKIN, TSC_G6_IO2	ADC4_IN3 <sup>(3)</sup> , COMP3_INM, AOP4_OUT,
52	34	26	PB13	I/O	TTa		SPI2_SCK/I2S2_CK <sup>(3)</sup> , USART3_CTS, TIM1_CH1N, TSC_G6_IO3	ADC3_IN5 <sup>(3)</sup> , COMP5_INP <sup>(3)</sup> , OPAMP4_VINP <sup>(3)</sup> , OPAMP3_VINP <sup>(3)</sup>
53	35	27	PB14	I/O	TTa		SPI2_MISO/I2S2ext_SD <sup>(3)</sup> , USART3_RTS, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4	COMP3_INP <sup>(3)</sup> , ADC4_IN4 <sup>(3)</sup> , OPAMP2_VINP
54	36	28	PB15	I/O	TTa		SPI2_MOSI/I2S2_SD <sup>(3)</sup> , TIM1_CH3N, TIM15_CH1N, TIM15_CH2	ADC4_IN5 <sup>(3)</sup> , RTC_REFIN, COMP6_INM

Table 13. STM32F302xx/STM32F303xx pin definitions (continued)

Pin number			Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQF P100	LQF P64	LQF P48					Alternate functions	Additional functions
55			PD8	I/O	TTa	(1)	USART3_TX	ADC4_IN12 <sup>(3)</sup> , OPAMP4_VINM <sup>(3)</sup>
56			PD9	I/O	TTa	(1)	USART3_RX	ADC4_IN13 <sup>(3)</sup>
57			PD10	I/O	TTa	(1)	USART3_CK	ADC34_IN7 <sup>(3)</sup> , COMP6_INM
58			PD11	I/O	TTa	(1)	USART3_CTS	ADC34_IN8 <sup>(3)</sup> , COMP6_INP, OPAMP4_VINP <sup>(3)</sup>
59			PD12	I/O	TTa	(1)	USART3_RTS, TIM4_CH1, TSC_G8_IO1	ADC34_IN9 <sup>(3)</sup> , COMP5_INP <sup>(3)</sup>
60			PD13	I/O	TTa	(1)	TIM4_CH2, TSC_G8_IO2	ADC34_IN10 <sup>(3)</sup> , COMP5_INM <sup>(3)</sup>
61			PD14	I/O	TTa	(1)	TIM4_CH3, TSC_G8_IO3	COMP3_INP, ADC34_IN11 <sup>(3)</sup> , OPAMP2_VINP
62			PD15	I/O	TTa	(1)	SPI2_NSS, TIM4_CH4, TSC_G8_IO4	COMP3_INM
63	37		PC6	I/O	FT	(1)	I2S2_MCK <sup>(3)</sup> , COMP6_OUT <sup>(3)</sup> , TM8_CH1, TIM3_CH1	
64	38		PC7	I/O	FT	(1)	I2S3_MCK <sup>(3)</sup> , TIM8_CH2 <sup>(3)</sup> , TIM3_CH2, COMP5_OUT <sup>(3)</sup>	
65	39		PC8	I/O	FT	(1)	TIM8_CH3 <sup>(3)</sup> , TIM3_CH3, COMP3_OUT	
66	40		PC9	I/O	FT	(1)	TIM8_CH4 <sup>(3)</sup> , TIM8_BKIN2 <sup>(3)</sup> , TIM3_CH4, I2S_CKIN <sup>(3)</sup>	
67	41	29	PA8	I/O	FT		I2C2_SMBA, I2S2_MCK <sup>(3)</sup> , USART1_CK, TIM1_CH1, TIM4_ETR, MCO <sup>(3)</sup> , COMP3_OUT <sup>(3)</sup>	
68	42	30	PA9	I/O	FTf		I2C2_SCL, I2S3_MCK <sup>(3)</sup> , USART1_TX, TIM1_CH2, TIM2_CH3, TIM15_BKIN, TSC_G4_IO1, COMP5_OUT <sup>(3)</sup>	
69	43	31	PA10	I/O	FTf		I2C2_SDA, USART1_RX, TIM1_CH3, TIM2_CH4, TIM8_BKIN <sup>(3)</sup> , TIM17_BKIN, TSC_G4_IO2, COMP6_OUT	
70	44	32	PA11	I/O	FT		USART1_CTS, USBDM, CAN_RX, TIM1_CH1N, TIM1_CH4, TIM1_BKIN2, TIM4_CH1, COMP1_OUT	
71	45	33	PA12	I/O	FT		USART1_RTS, USBDP, CAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, TIM16_CH1, COMP2_OUT	

Table 13. STM32F302xx/STM32F303xx pin definitions (continued)

Pin number			Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQF P100	LQF P64	LQF P48					Alternate functions	Additional functions
72	46	34	PA13	I/O	FT		USART3_CTS, TIM4_CH3, TIM16_CH1N, TSC_G4_IO3, IR_OUT, SWDAT-JTMS	
73			PF6	I/O	FTf	(1)	I2C2_SCL, USART3_RTS, TIM4_CH4	
74	47	35	VSS_3	S			Ground	
75	48	36	VDD_3	S			Digital power supply	
76	49	37	PA14	I/O	FTf		I2C1_SDA, USART2_TX, TIM8_CH2, TIM1_BKIN, TSC_G4_IO4, SWCLK-JTCK	
77	50	38	PA15	I/O	FTf		I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, JTDI, USART2_RX, TIM1_BKIN, TIM2_CH1_ETR, TIM8_CH1	
78	51		PC10	I/O	FT	(1)	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, TIM8_CH1N	
79	52		PC11	I/O	FT	(1)	SPI3_MISO/I2S3ext_SD <sup>(3)</sup> , USART3_RX, UART4_RX, TIM8_CH2N <sup>(3)</sup>	
80	53		PC12	I/O	FT	(1)	SPI3_MOSI/I2S3_SD <sup>(3)</sup> , USART3_CK, UART5_TX, TIM8_CH3N <sup>(3)</sup>	
81			PD0	I/O	FT	(1)	CAN_RX	
82			PD1	I/O	FT	(1)	CAN_TX, TIM8_CH4, TIM8_BKIN2 <sup>(3)</sup>	
83	54		PD2	I/O	FT	(1)	UART5_RX, TIM3_ETR, TIM8_BKIN <sup>(3)</sup>	
84			PD3	I/O	FT	(1)	USART2_CTS, TIM2_CH1_ETR	
85			PD4	I/O	FT	(1)	USART2_RTS, TIM2_CH2	
86			PD5	I/O	FT	(1)	USART2_TX	
87			PD6	I/O	FT	(1)	USART2_RX, TIM2_CH4	
88			PD7	I/O	FT	(1)	USART2_CK, TIM2_CH3	
89	55	39	PB3	I/O	FT		SPI3_SCK/I2S3_CK <sup>(3)</sup> , SPI1_SCK, USART2_TX, TIM2_CH2, TIM3_ETR, TIM4_ETR, TIM8_CH1N <sup>(3)</sup> , TSC_G5_IO1, JTDO- TRACESWO	



Table 13. STM32F302xx/STM32F303xx pin definitions (continued)

Pin number			Pin name (function after reset)	Pin type	I/O structure	Notes	Pin functions	
LQF P100	LQF P64	LQF P48					Alternate functions	Additional functions
90	56	40	PB4	I/O	FT		SPI3_MISO/I2S3ext_SD <sup>(3)</sup> , SPI1_MISO, USART2_RX, TIM3_CH1, TIM16_CH1, TIM17_BKIN, TIM8_CH2N <sup>(3)</sup> , TSC_G5_IO2, NJTRST	
91	57	41	PB5	I/O	FT		SPI3_MOSI, SPI1_MOSI, I2S3_SD, I2C1_SMBA, USART2_CK, TIM16_BKIN, TIM3_CH2, TIM8_CH3N <sup>(3)</sup> , TIM17_CH1	
92	58	42	PB6	I/O	FTf		I2C1_SCL, USART1_TX, TIM16_CH1N, TIM4_CH1, TIM8_CH1 <sup>(3)</sup> , TSC_G5_IO3, TIM8_ETR, TIM8_BKIN2 <sup>(3)</sup>	
93	59	43	PB7	I/O	FTf		I2C1_SDA, USART1_RX, TIM3_CH4, TIM4_CH2, TIM17_CH1N, TIM8_BKIN, TSC_G5_IO4	
94	60	44	BOOT0	I	B		Boot memory selection	
95	61	45	PB8	I/O	FTf		I2C1_SCL, CAN_RX, TIM16_CH1, TIM4_CH3, TIM8_CH2 <sup>(3)</sup> , TIM1_BKIN, TSC_SYNC, COMP1_OUT	
96	62	46	PB9	I/O	FTf		I2C1_SDA, CAN_TX, TIM17_CH1, TIM4_CH4, TIM8_CH3 <sup>(3)</sup> , IR_OUT, COMP2_OUT	
97			PE0	I/O	FT	(1)	USART1_TX, TIM4_ETR, TIM16_CH1	
98			PE1	I/O	FT	(1)	USART1_RX, TIM17_CH1	
99	63	47	VSS_1	S			Ground	
100	64	48	VDD_1	S			Digital power supply	

1. When using the small packages (48 and 64 pin packages), the GPIO pins which are not present on these packages, must not be configured in analog mode.
2. Function availability depends on the chosen device.
3. On STM32F303xx devices only.



Table 14. Alternate functions for port A

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
7	PA0		TIM2_CH1_ETR		TSC_G1_IO1				USART2_CTS	COMP1_OUT	TIM8_BKIN	TM8_ETR					EVENT OUT
5	PA1		TIM2_CH2		TSC_G1_IO2				USART2_RTS		TIM15_CH1N						EVENT OUT
6	PA2		TIM2_CH3		TSC_G1_IO3				USART2_TX	COMP2_OUT	TIM15_CH1						EVENT OUT
5	PA3		TIM2_CH4		TSC_G1_IO4				USART2_RX		TIM15_CH2						EVENT OUT
6	PA4			TIM3_CH2	TSC_G2_IO1		SPI1_NSS	SPI3_NSS/I2S3_WS	USART2_CK								EVENT OUT
4	PA5		TIM2_CH1_ETR		TSC_G2_IO2		SPI1_SCK										EVENT OUT
8	PA6		TIM16_CH1	TIM3_CH1	TSC_G2_IO3	TIM8_BKIN	SPI1_MISO	TIM1_BKIN		COMP1_OUT							EVENT OUT
8	PA7		TIM17_CH1	TIM3_CH2	TSC_G2_IO4	TIM8_CH1N	SPI1_MOSI	TIM1_CH1N		COMP2_OUT							EVENT OUT
8	PA8	MCO				I2C2_SMBA	I2S2_MCK	TIM1_CH1	USART1_CK	COMP3_OUT		TIM4_ETR					EVENT OUT
9	PA9				TSC_G4_IO1	I2C2_SCL	I2S3_MCK	TIM1_CH2	USART1_TX	COMP5_OUT	TIM15_BKIN	TIM2_CH3					EVENT OUT
9	PA10		TIM17_BKIN		TSC_G4_IO2	I2C2_SDA		TIM1_CH3	USART1_RX	COMP6_OUT		TIM2_CH4	TIM8_BKIN				EVENT OUT
9	PA11							TIM1_CH1N	USART1_CTS	COMP1_OUT	CAN_RX	TIM4_CH1	TIM1_CH4	TIM1_BKIN2		USBDM	EVENT OUT

**Table 14. Alternate functions for port A**

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
9	PA12		TIM16_CH1					TIM1_CH2N	USART1_RTS	COMP2_OUT	CAN_TX	TIM4_CH2	TIM1_ETR			USBDP	EVENT OUT
7	PA13	JTMS-SWDAT	TIM16_CH1N		TSC_G4_IO3		IR-Out		USART3_CTS			TIM4_CH3					EVENT OUT
7	PA14	JTCK-SWCLK			TSC_G4_IO4	I2C1_SDA	TIM8_CH2	TIM1_BKIN	USART2_TX								EVENT OUT
9	PA15	JTDI	TIM2_CH1_ETR	TIM8_CH1		I2C1_SCL	SPI1_NSS	SPI3_NSS/I2S3_WS	USART2_RX		TIM1_BKIN						EVENT OUT



Table 15. Alternate functions for port B

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF12	AF15
5	PB0			TIM3_CH3	TSC_G3_IO2	TIM8_CH2N		TIM1_CH2N						EVENT OUT
6	PB1			TIM3_CH4	TSC_G3_IO3	TIM8_CH3N		TIM1_CH3N		COMP4_OUT				EVENT OUT
2	PB2				TSC_G3_IO4									EVENT OUT
10	PB3	JTDO/ TRACE SWO	TIM2_CH2	TIM4_ETR	TSC_G5_IO1	TIM8_CH1N	SPI1_SCK	SPI3_SCK /I2S3_CK	USART2_TX			TIM3_ETR		EVENT OUT
10	PB4	NJTRST	TIM16_CH1	TIM3_CH1	TSC_G5_IO2	TIM8_CH2N	SPI1_MISO	SPI3_MISO/ I2S3ext_SD	USART2_RX			TIM17_BKIN		EVENT OUT
9	PB5		TIM16_BKIN	TIM3_CH2	TIM8_CH3N	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI/ I2S3_SD	USART2_CK			TIM17_CH1		EVENT OUT
9	PB6		TIM16_CH1N	TIM4_CH1	TSC_G5_IO3	I2C1_SCL	TIM8_CH1	TIM8_ETR	USART1_TX			TIM8_BKIN2		EVENT OUT
8	PB7		TIM17_CH1N	TIM4_CH2	TSC_G5_IO4	I2C1_SDA	TIM8_BKIN		USART1_RX			TIM3_CH4		EVENT OUT
10	PB8		TIM16_CH1	TIM4_CH3	TSC_SYNC	I2C1_SCL				COMP1_OUT	CAN_RX	TIM8_CH2	TIM1_BKIN	EVENT OUT
9	PB9		TIM17_CH1	TIM4_CH4		I2C1_SDA		IR-OUT		COMP2_OUT	CAN_TX	TIM8_CH3		EVENT OUT
4	PB10		TIM2_CH3		TSC_SYNC				USART3_TX					EVENT OUT
4	PB11		TIM2_CH4		TSC_G6_IO1				USART3_RX					EVENT OUT
6	PB12				TSC_G6_IO2	I2C2_SMBA	SPI2_NSS/ I2S2_WS	TIM1_BKIN	USART3_CK					EVENT OUT



**Table 15. Alternate functions for port B**

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF12	AF15
5	PB13				TSC_G6_IO3		SPI2_SCK/ I2S2_CK	TIM1_CH1N	USART3_CTS					EVENT OUT
6	PB14		TIM15_CH1		TSC_G6_IO4		SPI2_MISO/ I2S2ext_SD	TIM1_CH2N	USART3_RTS					EVENT OUT
5	PB15		TIM15_CH2	TIM15_CH1N		TIM1_CH3N	SPI2_MOSI/ I2S2_SD							EVENT OUT

**Table 16. Alternate functions for port C**

AF n°	Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
1	PC0	EVENTOUT						
1	PC1	EVENTOUT						
2	PC2	EVENTOUT		COMP7_OUT				
2	PC3	EVENTOUT					TIM1_BKIN2	
2	PC4	EVENTOUT						USART1_TX
3	PC5	EVENTOUT		TSC_G3_IO1				USART1_RX
5	PC6	EVENTOUT	TIM3_CH1		TIM8_CH1		I2S2_MCK	COMP6_OUT
5	PC7	EVENTOUT	TIM3_CH2		TIM8_CH2		I2S3_MCK	COMP5_OUT
4	PC8	EVENTOUT	TIM3_CH3		TIM8_CH3			COMP3_OUT
5	PC9	EVENTOUT	TIM3_CH4		TIM8_CH4	I2S_CKIN	TIM8_BKIN2	
5	PC10	EVENTOUT			TIM8_CH1N	UART4_TX	SPI3_SCK/I2S3_CK	USART3_TX
5	PC11	EVENTOUT			TIM8_CH2N	UART4_RX	SPI3_MISO/I2S3ext_SD	USART3_RX
5	PC12	EVENTOUT			TIM8_CH3N	UART5_TX	SPI3_MOSI/I2S3_SD	USART3_CK
	PC13				TIM1_CH1N			
	PC14							
	PC15							



Table 17. Alternate functions for port D

AF n°	Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
2	PD0	EVENTOUT						CAN_RX
4	PD1	EVENTOUT			TIM8_CH4		TIM8_BKIN2	CAN_TX
4	PD2	EVENTOUT	TIM3_ETR		TIM8_BKIN	UART5_RX		
3	PD3	EVENTOUT	TIM2_CH1_ETR					USART2_CTS
3	PD4	EVENTOUT	TIM2_CH2					USART2_RTS
2	PD5	EVENTOUT						USART2_TX
3	PD6	EVENTOUT	TIM2_CH4					USART2_RX
3	PD7	EVENTOUT	TIM2_CH3					USART2_CK
2	PD8	EVENTOUT						USART3_TX
2	PD9	EVENTOUT						USART3_RX
2	PD10	EVENTOUT						USART3_CK
2	PD11	EVENTOUT						USART3_CTS
4	PD12	EVENTOUT	TIM4_CH1	TSC_G8_IO1				USART3_RTS
3	PD13	EVENTOUT	TIM4_CH2	TSC_G8_IO2				
3	PD14	EVENTOUT	TIM4_CH3	TSC_G8_IO3				
4	PD15	EVENTOUT	TIM4_CH4	TSC_G8_IO4			SPI2_NSS	


**Table 18. Alternate functions for port E**

AF n°	Port & Pin Name	AF0	AF1	AF2	AF3	AF4	AF6	AF7
4	PE0		EVENTOUT	TIM4_ETR		TIM16_CH1		USART1_TX
3	PE1		EVENTOUT			TIM17_CH1		USART1_RX
4	PE2	TRACECK	EVENTOUT	TIM3_CH1	TSC_G7_IO1			
4	PE3	TRACED0	EVENTOUT	TIM3_CH2	TSC_G7_IO2			
4	PE4	TRACED1	EVENTOUT	TIM3_CH3	TSC_G7_IO3			
4	PE5	TRACED2	EVENTOUT	TIM3_CH4	TSC_G7_IO4			
2	PE6	TRACED3	EVENTOUT					
2	PE7		EVENTOUT	TIM1_ETR				
2	PE8		EVENTOUT	TIM1_CH1N				
2	PE9		EVENTOUT	TIM1_CH1				
2	PE10		EVENTOUT	TIM1_CH2N				
2	PE11		EVENTOUT	TIM1_CH2				
2	PE12		EVENTOUT	TIM1_CH3N				
2	PE13		EVENTOUT	TIM1_CH3				
3	PE14		EVENTOUT	TIM1_CH4			TIM1_BKIN2	
3	PE15		EVENTOUT	TIM1_BKIN				USART3_RX






**Table 19. Alternate functions for port F**

AF n°	Port & Pin Name	AF1	AF2	AF3	AF4	AF5	AF6	AF7
2	PF0				I2C2_SDA		TIM1_CH3N	
1	PF1				I2C2_SCL			
1	PF2	EVENTOUT						
2	PF4	EVENTOUT	COMP1_OUT					
4	PF6	EVENTOUT	TIM4_CH4		I2C2_SCL			USART3_RTS
3	PF9	EVENTOUT		TIM15_CH1		SPI2_SCK		
3	PF10	EVENTOUT		TIM15_CH2		SPI2_SCK		

# 5 Memory mapping

Figure 8. STM32F30x memory map



MS30355V1

**Table 20. STM32F30x memory map and peripheral register boundary addresses**

Bus	Boundary address	Size (bytes)	Peripheral
AHB3	0x5000 0400 - 0x5000 07FF	1 K	ADC3 - ADC4
	0x5000 0000 - 0x5000 03FF	1 K	ADC1 - ADC2
	0x4800 1800 - 0x4FFF FFFF	~132 M	Reserved
AHB2	0x4800 1400 - 0x4800 17FF	1 K	GPIOF
	0x4800 1000 - 0x4800 13FF	1 K	GPIOE
	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD
	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA
	0x4002 4400 - 0x47FF FFFF	~128 M	Reserved
AHB1	0x4002 4000 - 0x4002 43FF	1 K	TSC
	0x4002 3400 - 0x4002 3FFF	3 K	Reserved
	0x4002 3000 - 0x4002 33FF	1 K	CRC
	0x4002 2400 - 0x4002 2FFF	3 K	Reserved
	0x4002 2000 - 0x4002 23FF	1 K	Flash interface
	0x4002 1400 - 0x4002 1FFF	3 K	Reserved
	0x4002 1000 - 0x4002 13FF	1 K	RCC
	0x4002 0800 - 0x4002 0FFF	2 K	Reserved
	0x4002 0400 - 0x4002 07FF	1 K	DMA2
	0x4002 0000 - 0x4002 03FF	1 K	DMA1
	0x4001 8000 - 0x4001 FFFF	32 K	Reserved
APB2	0x4001 4C00 - 0x4001 7FFF	13 K	Reserved
	0x4001 4800 - 0x4001 4BFF	1 K	TIM17
	0x4001 4400 - 0x4001 47FF	1 K	TIM16
	0x4001 4000 - 0x4001 43FF	1 K	TIM15
	0x4001 3C00 - 0x4001 3FFF	1 K	Reserved
	0x4001 3800 - 0x4001 3BFF	1 K	USART1
	0x4001 3400 - 0x4001 37FF	1 K	TIM8
	0x4001 3000 - 0x4001 33FF	1 K	SPI1
	0x4001 2C00 - 0x4001 2FFF	1 K	TIM1
	0x4001 0800 - 0x4001 2BFF	9 K	Reserved
	0x4001 0400 - 0x4001 07FF	1 K	EXTI
	0x4001 0000 - 0x4001 03FF	1 K	SYSCFG + COMP + OPAMP

**Table 20. STM32F30x memory map and peripheral register boundary addresses (continued)**

Bus	Boundary address	Size (bytes)	Peripheral
	0x4000 8000 - 0x4000 FFFF	32 K	Reserved
APB1	0x4000 7800 - 0x4000 7FFF	2 K	Reserved
	0x4000 7400 - 0x4000 77FF	1 K	DAC (dual)
	0x4000 7000 - 0x4000 73FF	1 K	PWR
	0x4000 6C00 - 0x4000 6FFF	1 K	Reserved
	0x4000 6800 - 0x4000 6BFF	1 K	Reserved
	0x4000 6400 - 0x4000 67FF	1 K	bxCAN
	0x4000 6000 - 0x4000 63FF	1 K	USB SRAM 512 bytes
	0x4000 5C00 - 0x4000 5FFF	1 K	USB device FS
	0x4000 5800 - 0x4000 5BFF	1 K	I2C2
	0x4000 5400 - 0x4000 57FF	1 K	I2C1
	0x4000 5000 - 0x4000 53FF	1 K	UART5
	0x4000 4C00 - 0x4000 4FFF	1 K	UART4
	0x4000 4800 - 0x4000 4BFF	1 K	USART3
	0x4000 4400 - 0x4000 47FF	1 K	USART2
	0x4000 4000 - 0x4000 43FF	1 K	I2S3ext
	0x4000 3C00 - 0x4000 3FFF	1 K	SPI3/I2S3
	0x4000 3800 - 0x4000 3BFF	1 K	SPI2/I2S2
	0x4000 3400 - 0x4000 37FF	1 K	I2S2ext
	0x4000 3000 - 0x4000 33FF	1 K	IWDG
	0x4000 2C00 - 0x4000 2FFF	1 K	WWDG
	0x4000 2800 - 0x4000 2BFF	1 K	RTC
	0x4000 1800 - 0x4000 27FF	4 K	Reserved
	0x4000 1400 - 0x4000 17FF	1 K	TIM7
	0x4000 1000 - 0x4000 13FF	1 K	TIM6
	0x4000 0C00 - 0x4000 0FFF	1 K	Reserved
	0x4000 0800 - 0x4000 0BFF	1 K	TIM4
0x4000 0400 - 0x4000 07FF	1 K	TIM3	
0x4000 0000 - 0x4000 03FF	1 K	TIM2	

## 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to  $V_{SS}$ .

#### 6.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25\text{ }^\circ\text{C}$  and  $T_A = T_{A\text{max}}$  (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation ( $\text{mean} \pm 3\Sigma$ ).

#### 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A = 25\text{ }^\circ\text{C}$ ,  $V_{DD} = V_{DDA} = 3.3\text{ V}$ . They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated ( $\text{mean} \pm 2\Sigma$ ).

#### 6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.


#### 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 9](#).


#### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 10](#).

**Figure 9. Pin loading conditions**




**Figure 10. Pin input voltage**



### 6.1.6 Power supply scheme

Figure 11. Power supply scheme




1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply pins.

**Caution:** Each power supply pair ( $V_{DD}/V_{SS}$ ,  $V_{DDA}/V_{SSA}$  etc..) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

### 6.1.7 Current consumption measurement

Figure 12. Current consumption measurement scheme



## 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 21: Voltage characteristics](#), [Table 22: Current characteristics](#), and [Table 23: Thermal characteristics](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**Table 21. Voltage characteristics<sup>(1)</sup>**

Symbol	Ratings	Min	Max	Unit
$V_{DD}-V_{SS}$	External main supply voltage (including $V_{DDA}$ , $V_{BAT}$ and $V_{DD}$ )	-0.3	4.0	V
$V_{DD}-V_{DDA}$	Allowed voltage difference for $V_{DD} > V_{DDA}$		0.4	
$V_{IN}^{(2)}$	Input voltage on FT and FTf pins	$V_{SS} - 0.3$	$V_{DD} + 4.0$	
	Input voltage on TTa pins	$V_{SS} - 0.3$	4.0	
	Input voltage on any other pin	$V_{SS} - 0.3$	4.0	
$ \Delta V_{DDx} $	Variations between different $V_{DD}$ power pins		50	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins		50	
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	see <a href="#">Section 6.3.11: Electrical sensitivity characteristics</a>		

- All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
- $V_{IN}$  maximum must always be respected. Refer to [Table 22: Current characteristics](#) for the maximum allowed injected current values.



**Table 22. Current characteristics<sup>(1)</sup>**

Symbol	Ratings	Max.	Unit
$I_{VDD}$	Total current into $V_{DD}$ and $VDDSDx$ power lines (source) <sup>(2)</sup>	TBD	mA
$I_{VSS}$	Total current out of $V_{SS}$ and $VSSSD$ ground lines (sink) <sup>(2)</sup>	TBD	
$I_{IO(PIN)}$	Output current sunk by any I/O and control pin	25	
	Output current source by any I/O and control pin	- 25	
$\Sigma I_{IO(PIN)}$	Total output current sunk by sum of all IOs and control pins	75	
	Total output current sourced by sum of all IOs and control pins	75	
$I_{INJ(PIN)}$	Injected current on FT, FTf and B pins <sup>(3)</sup>	-5/+0	
	Injected current on TC and RST pin <sup>(4)</sup>	± 5	
	Injected current on TTa pins <sup>(5)</sup>	± 5	
$\Sigma I_{INJ(PIN)}$	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	

- TBD stands for "to be defined".
- All main power ( $V_{DD}$ ,  $V_{DDA}$ ) and ground ( $V_{SS}$ ,  $VSSSD$  and  $V_{SSA}$ ) pins must always be connected to the external power supply, in the permitted range.
- Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by  $V_{IN} > V_{DD}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer to [Table 21: Voltage characteristics](#) for the maximum allowed input voltage values.
- A positive injection is induced by  $V_{IN} > V_{DDA}$  while a negative injection is induced by  $V_{IN} < V_{SS}$ .  $I_{INJ(PIN)}$  must never be exceeded. Refer also to [Table 21: Voltage characteristics](#) for the maximum allowed input voltage values. Negative injection disturbs the analog performance of the device. See note <sup>(2)</sup> below [Table 67](#).
- When several inputs are submitted to a current injection, the maximum  $\Sigma I_{INJ(PIN)}$  is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 23. Thermal characteristics**

Symbol	Ratings	Value	Unit
$T_{STG}$	Storage temperature range	-65 to +150	°C
$T_J$	Maximum junction temperature	150	°C

## 6.3 Operating conditions

### 6.3.1 General operating conditions

**Table 24. General operating conditions<sup>(1)</sup>**

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency		0	72	MHz
f <sub>PCLK1</sub>	Internal APB1 clock frequency		0	36	
f <sub>PCLK2</sub>	Internal APB2 clock frequency		0	72	
V <sub>DD</sub>	Standard operating voltage		2	3.6	V
V <sub>DDA</sub>	Analog operating voltage (OPAMP and DAC not used)	Must have a potential equal to or higher than V <sub>DD</sub>	2	3.6	V
	Analog operating voltage (OPAMP and DAC used)		2.4	3.6	
V <sub>BAT</sub>	Backup operating voltage		1.65	3.6	V
P <sub>D</sub>	Power dissipation at T <sub>A</sub> = 85 °C for suffix 6 or T <sub>A</sub> = 105 °C for suffix 7 <sup>(2)</sup>	LQFP100		TBD	mW
		LQFP64		TBD	
		LQFP48		TBD	
T <sub>A</sub>	Ambient temperature for 6 suffix version	Maximum power dissipation	-40	85	°C
		Low power dissipation <sup>(3)</sup>	-40	105	
	Ambient temperature for 7 suffix version	Maximum power dissipation	-40	105	°C
		Low power dissipation <sup>(3)</sup>	-40	125	
T <sub>J</sub>	Junction temperature range	6 suffix version	-40	105	°C
		7 suffix version	-40	125	

1. TBD stands for “to be defined”.

2. If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see [Table 23: Thermal characteristics](#)).

3. In low power dissipation state, T<sub>A</sub> can be extended to this range as long as T<sub>J</sub> does not exceed T<sub>Jmax</sub> (see [Table 23: Thermal characteristics](#)).

### 6.3.2 Operating conditions at power-up / power-down

The parameters given in [Table 25](#) are derived from tests performed under the ambient temperature condition summarized in [Table 24](#).

**Table 25. Operating conditions at power-up / power-down**

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{VDD}$	$V_{DD}$ rise time rate		0	$\infty$	$\mu\text{s/V}$
	$V_{DD}$ fall time rate		20	$\infty$	
$t_{VDDA}$	$V_{DDA}$ rise time rate		0	$\infty$	
	$V_{DDA}$ fall time rate		20	$\infty$	

### 6.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 26](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#).

**Table 26. Embedded reset and power control block characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{POR/PDR}^{(1)}$	Power on/power down reset threshold	Falling edge	1.8 <sup>(2)</sup>	1.88	1.96	V
		Rising edge	1.84	1.92	2.0	V
$V_{PDRhyst}^{(1)}$	PDR hysteresis			40		mV
$t_{RSTTEMPO}^{(3)}$	Reset temporization		1.5	2.5	4.5	ms

1. The PDR detector monitors  $V_{DD}$  and also  $V_{DDA}$  (if kept enabled in the option bytes). The POR detector monitors only  $V_{DD}$ .
2. The product behavior is guaranteed by design down to the minimum  $V_{POR/PDR}$  value.
3. Guaranteed by design, not tested in production

**Table 27. Programmable voltage detector characteristics**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
$V_{PVD0}$	PVD threshold 0	Rising edge	2.1	2.18	2.26	V
		Falling edge	2	2.08	2.16	V
$V_{PVD1}$	PVD threshold 1	Rising edge	2.19	2.28	2.37	V
		Falling edge	2.09	2.18	2.27	V
$V_{PVD2}$	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
		Falling edge	2.18	2.28	2.38	V
$V_{PVD3}$	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
		Falling edge	2.28	2.38	2.48	V
$V_{PVD4}$	PVD threshold 4	Rising edge	2.47	2.58	2.69	V
		Falling edge	2.37	2.48	2.59	V

**Table 27. Programmable voltage detector characteristics (continued)**

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ	Max <sup>(1)</sup>	Unit
V <sub>PVD5</sub>	PVD threshold 5	Rising edge	2.57	2.68	2.79	V
		Falling edge	2.47	2.58	2.69	V
V <sub>PVD6</sub>	PVD threshold 6	Rising edge	2.66	2.78	2.9	V
		Falling edge	2.56	2.68	2.8	V
V <sub>PVD7</sub>	PVD threshold 7	Rising edge	2.76	2.88	3	V
		Falling edge	2.66	2.78	2.9	V
V <sub>PVDhyst</sub> <sup>(2)</sup>	PVD hysteresis			100		mV
IDD(PVD)	PVD current consumption			0.15	0.26	μA

1. Data based on characterization results only, not tested in production.
2. Guaranteed by design, not tested in production.

### 6.3.4 Embedded reference voltage

The parameters given in [Table 28](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#).

**Table 28. Embedded internal reference voltage**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{REFINT}$	Internal reference voltage	$-40\text{ °C} < T_A < +105\text{ °C}$	1.16	1.2	1.25	V
		$-40\text{ °C} < T_A < +85\text{ °C}$	1.16	1.2	1.24 <sup>(1)</sup>	V
$T_{S\_vrefint}$	ADC sampling time when reading the internal reference voltage		2.2	-	-	$\mu\text{s}$
$V_{RERINT}$	Internal reference voltage spread over the temperature range	$V_{DD} = 3\text{ V} \pm 10\text{ mV}$			10 <sup>(2)</sup>	mV
$T_{Ccoeff}$	Temperature coefficient				100 <sup>(2)</sup>	ppm/°C

1. Data based on characterization results, not tested in production.

2. Guaranteed by design, not tested in production

### 6.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [Figure 12: Current consumption measurement scheme](#).

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

#### Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted to the  $f_{HCLK}$  frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 to 72 MHz)
- Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
- When the peripherals are enabled  $f_{PCLK2} = f_{HCLK}$  and  $f_{PCLK1} = f_{HCLK}/2$

The parameters given in [Table 29](#) to [Table 33](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 24](#).

**Table 29. Typical and maximum current consumption from V<sub>DD</sub> supply at V<sub>DD</sub> = 3.6 V**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	All peripherals enabled				All peripherals disabled				Unit
				Typ	Max @ T <sub>A</sub> <sup>(1)</sup>			Typ	Max @ T <sub>A</sub> <sup>(1)</sup>			
					25 °C	85 °C	105 °C		25 °C	85 °C	105 °C	
I <sub>DD</sub>	Supply current in Run mode, executing from Flash	External clock (HSE bypass)	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	mA
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			1 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		Internal clock (HSI)	64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply current in Run mode, executing from RAM	External clock (HSE bypass)	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			1 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		Internal clock (HSI)	64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
			8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD		

**Table 29. Typical and maximum current consumption from V<sub>DD</sub> supply at V<sub>DD</sub> = 3.6 V (continued)**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	All peripherals enabled				All peripherals disabled				Unit	
				Typ	Max @ T <sub>A</sub> <sup>(1)</sup>			Typ	Max @ T <sub>A</sub> <sup>(1)</sup>				
					25 °C	85 °C	105 °C		25 °C	85 °C	105 °C		
I <sub>DD</sub>	Supply current in Sleep mode, executing from Flash or RAM	External clock (HSE bypass)	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	mA	
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
			8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
			1 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
		Internal clock (HSI)	64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		TBD
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		TBD
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		TBD
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		TBD
			8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		TBD

1. Data based on characterization results, not tested in production unless otherwise specified.

**Table 30. Typical and maximum current consumption from the V<sub>DDA</sub> supply**

Symbol	Parameter	Conditions (1)	f <sub>HCLK</sub>	V <sub>DDA</sub> = 2.4 V				V <sub>DDA</sub> = 3.6 V				Unit
				Typ	Max @ T <sub>A</sub> (2)			Typ	Max @ T <sub>A</sub> (2)			
					25 °C	85 °C	105 °C		25 °C	85 °C	105 °C	
I <sub>DDA</sub>	Supply current in Run mode, code executing from Flash or RAM	HSE bypass, PLL on	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	μA
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		HSE bypass, PLL off	8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			1 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		HSI clock, PLL on	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	HSI clock, PLL off	8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
	Supply current in Sleep mode, code executing from Flash or RAM	HSE bypass, PLL on	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			24 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		HSE bypass, PLL off	8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			1 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		HSI clock, PLL on	72 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			64 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			48 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			32 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
24 MHz			TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD		
HSI clock, PLL off	8 MHz	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD			

1. Current consumption from the V<sub>DDA</sub> supply is independent of whether the peripherals are on or off. Furthermore when the PLL is off, I<sub>DDA</sub> is independent from the frequency.
2. Data based on characterization results, not tested in production.





**Table 31. Typical and maximum  $V_{DD}$  consumption in Stop and Standby modes**

Symbol	Parameter	Conditions	Typ @ $V_{DD}$ ( $V_{DD}=V_{DDA}$ )						Max			Unit
			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	$T_A = 25\text{ }^\circ\text{C}$	$T_A = 85\text{ }^\circ\text{C}$	$T_A = 105\text{ }^\circ\text{C}$	
$I_{DD}$	Supply current in Stop mode	Regulator in run mode, all oscillators OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	$\mu\text{A}$
		Regulator in low-power mode, all oscillators OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply current in Standby mode	LSI ON and IWDG ON	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
		LSI OFF and IWDG OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	

**Table 32. Typical and maximum  $V_{DDA}$  consumption in Stop and Standby modes**

Symbol	Parameter	Conditions	Typ @ $V_{DD}$ ( $V_{DD} = V_{DDA}$ )						Max <sup>(1)</sup>			Unit	
			2.0 V	2.4 V	2.7 V	3.0 V	3.3 V	3.6 V	$T_A = 25\text{ }^\circ\text{C}$	$T_A = 85\text{ }^\circ\text{C}$	$T_A = 105\text{ }^\circ\text{C}$		
$I_{DDA}$	Supply current in Stop mode	$V_{DDA}$ monitoring ON	Regulator in run mode, all oscillators OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	$\mu\text{A}$
			Regulator in low-power mode, all oscillators OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply current in Standby mode	$V_{DDA}$ monitoring ON	LSI ON and IWDG ON	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			LSI OFF and IWDG OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply current in Stop mode	$V_{DDA}$ monitoring OFF	Regulator in run mode, all oscillators OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			Regulator in low-power mode, all oscillators OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
	Supply current in Standby mode	$V_{DDA}$ monitoring OFF	LSI ON and IWDG ON	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	
			LSI OFF and IWDG OFF	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	

1. Data based on characterization results, not tested in production.

**Table 33. Typical and maximum current consumption from V<sub>BAT</sub> supply**

Symbol	Parameter	Conditions	Typ @V <sub>BAT</sub>						Max <sup>(1)</sup>			Unit
			= 1.65 V	= 1.8 V	= 2.4 V	= 2.7 V	= 3.3 V	= 3.6 V	T <sub>A</sub> = 25 °C	T <sub>A</sub> = 85 °C	T <sub>A</sub> = 105 °C	
I <sub>DD_VBAT</sub>	Backup domain supply current	LSE & RTC ON; "Xtal mode" lower driving capability; LSEDRV[1:0] = '00'	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	µA
		LSE & RTC ON; "Xtal mode" higher driving capability; LSEDRV[1:0] = '11'	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	

1. Data based on characterization results, not tested in production.

### Typical current consumption

The MCU is placed under the following conditions:

- V<sub>DD</sub> = V<sub>DDA</sub> = 3.3 V
- All I/O pins are in analog input configuration
- The Flash access time is adjusted to f<sub>HCLK</sub> frequency (0 wait states from 0 to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz)
- Prefetch is ON when the peripherals are enabled, otherwise it is OFF
- When the peripherals are enabled, f<sub>APB1</sub> = f<sub>AHB/2</sub>, f<sub>APB2</sub> = f<sub>AHB</sub>
- PLL is used for frequencies greater than 8 MHz
- AHB prescaler of 2, 4, 8 and 16 is used for the frequencies 4 MHz, 2 MHz, 1 MHz and 500 kHz respectively

**Table 34. Typical current consumption in Run mode, code with data processing running from Flash**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Typ		Unit
				Peripherals enabled	Peripherals disabled	
I <sub>DD</sub>	Supply current in Run mode from V <sub>DD</sub> supply	Running from HSE crystal clock 8 MHz, code executing from Flash	72 MHz	TBD	TBD	mA
			64 MHz	TBD	TBD	
			48 MHz	TBD	TBD	
			36 MHz	TBD	TBD	
			32 MHz	TBD	TBD	
			24 MHz	TBD	TBD	
			16 MHz	TBD	TBD	
			8 MHz	TBD	TBD	
			4 MHz	TBD	TBD	
			2 MHz	TBD	TBD	
			1 MHz	TBD	TBD	
I <sub>D<sub>DA</sub></sub> <sup>(1)</sup>	Supply current in Run mode from V <sub>D<sub>DA</sub></sub> supply	Running from HSE crystal clock 8 MHz, code executing from Flash	500 kHz	TBD	TBD	μA
			72 MHz	TBD	TBD	
			64 MHz	TBD	TBD	
			48 MHz	TBD	TBD	
			36 MHz	TBD	TBD	
			32 MHz	TBD	TBD	
			24 MHz	TBD	TBD	
			16 MHz	TBD	TBD	
			8 MHz	TBD	TBD	
			4 MHz	TBD	TBD	
			2 MHz	TBD	TBD	
1 MHz	TBD	TBD				
			500 kHz	TBD	TBD	

1. V<sub>D<sub>DA</sub></sub> monitoring is off.

**Table 35. Typical current consumption in Sleep mode, code running from Flash or RAM**

Symbol	Parameter	Conditions	f <sub>HCLK</sub>	Typ		Unit
				Peripherals enabled	Peripherals disabled	
I <sub>DD</sub>	Supply current in Sleep mode from V <sub>DD</sub> supply	Running from HSE crystal clock 8 MHz, code executing from Flash or RAM	72 MHz	TBD	TBD	mA
			64 MHz	TBD	TBD	
			48 MHz	TBD	TBD	
			36 MHz	TBD	TBD	
			32 MHz	TBD	TBD	
			24 MHz	TBD	TBD	
			16 MHz	TBD	TBD	
			8 MHz	TBD	TBD	
			4 MHz	TBD	TBD	
			2 MHz	TBD	TBD	
			1 MHz	TBD	TBD	
			500 kHz	TBD	TBD	
			125 kHz	TBD	TBD	
I <sub>DDA</sub> <sup>(1)</sup>	Supply current in Run mode from V <sub>DDA</sub> supply	Running from HSE crystal clock 8 MHz, code executing from Flash or RAM	72 MHz	TBD	TBD	μA
			64 MHz	TBD	TBD	
			48 MHz	TBD	TBD	
			36 MHz	TBD	TBD	
			32 MHz	TBD	TBD	
			24 MHz	TBD	TBD	
			16 MHz	TBD	TBD	
			8 MHz	TBD	TBD	
			4 MHz	TBD	TBD	
			2 MHz	TBD	TBD	
			1 MHz	TBD	TBD	
			500 kHz	TBD	TBD	
			125 kHz	TBD	TBD	

1. V<sub>DDA</sub> monitoring is off

## I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

### I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Table 51: I/O static characteristics](#).

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.

**Caution:** Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

### I/O dynamic current consumption

In addition to the internal peripheral current consumption measured previously, the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

where

$I_{SW}$  is the current sunk by a switching I/O to charge/discharge the capacitive load

$V_{DD}$  is the MCU supply voltage

$f_{SW}$  is the I/O switching frequency

$C$  is the total capacitance seen by the I/O pin:  $C = C_{INT} + C_{EXT}$

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

### On-chip peripheral current consumption

The MCU is placed under the following conditions:

- all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on
- ambient operating temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 21](#)

## 6.3.6 External clock source characteristics

### High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in [Section 6.3.13](#). However, the recommended clock input waveform is shown in [Figure 13](#).

**Table 36. High-speed external user clock characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HSE\_ext}$	User external clock source frequency <sup>(1)</sup>		1	8	32	MHz
$V_{HSEH}$	OSC_IN input pin high level voltage		$0.7V_{DD}$		$V_{DD}$	V
$V_{HSEL}$	OSC_IN input pin low level voltage		$V_{SS}$		$0.3V_{DD}$	
$t_{w(HSEH)}$ $t_{w(HSEL)}$	OSC_IN high or low time <sup>(1)</sup>		15			ns
$t_{r(HSE)}$ $t_{f(HSE)}$	OSC_IN rise or fall time <sup>(1)</sup>				20	

1. Guaranteed by design, not tested in production.

Figure 13. High-speed external clock source AC timing diagram



**Low-speed external user clock generated from an external source**


In bypass mode the LSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in [Section 6.3.13](#). However, the recommended clock input waveform is shown in [Figure 14](#)

**Table 37. Low-speed external user clock characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{LSE\_ext}$	User External clock source frequency <sup>(1)</sup>			32.768	1000	kHz
$V_{LSEH}$	OSC32_IN input pin high level voltage		$0.7V_{DD}$		$V_{DD}$	V
$V_{LSEL}$	OSC32_IN input pin low level voltage		$V_{SS}$		$0.3V_{DD}$	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time <sup>(1)</sup>		450			ns
$t_{r(LSE)}$ $t_{f(LSE)}$	OSC32_IN rise or fall time <sup>(1)</sup>				50	

1. Guaranteed by design, not tested in production.

**Figure 14. Low-speed external clock source AC timing diagram**





**High-speed external clock generated from a crystal/ceramic resonator**

The high-speed external (HSE) clock can be supplied with a 4 to 32 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 38](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


**Table 38. HSE oscillator characteristics**

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Typ	Max <sup>(2)</sup>	Unit
f <sub>OSC_IN</sub>	Oscillator frequency		4	8	32	MHz
R <sub>F</sub>	Feedback resistor			200		kΩ
I <sub>DD</sub>	HSE current consumption	During startup <sup>(3)</sup>			8.5	mA
		V <sub>DD</sub> =3.3 V, R <sub>m</sub> = 30Ω, CL=10 pF@8 MHz		0.4		
		V <sub>DD</sub> =3.3 V, R <sub>m</sub> = 45Ω, CL=10 pF@8 MHz		0.5		
		V <sub>DD</sub> =3.3 V, R <sub>m</sub> = 30Ω, CL=10 pF@32 MHz		0.8		
		V <sub>DD</sub> =3.3 V, R <sub>m</sub> = 30Ω, CL=10 pF@32 MHz		1		
		V <sub>DD</sub> =3.3 V, R <sub>m</sub> = 30Ω, CL=10 pF@32 MHz		1.5		
g <sub>m</sub>	Oscillator transconductance	Startup	10			mA/V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized		2		ms

1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
2. Guaranteed by design, not tested in production.
3. This consumption level occurs during the first 2/3 of the t<sub>SU(HSE)</sub> startup time
4. t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer

For C<sub>L1</sub> and C<sub>L2</sub>, it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see [Figure 15](#)). C<sub>L1</sub> and C<sub>L2</sub> are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C<sub>L1</sub> and C<sub>L2</sub>. PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C<sub>L1</sub> and C<sub>L2</sub>.

*Note:* For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website [www.st.com](http://www.st.com).

**Figure 15. Typical application with an 8 MHz crystal**

1.  $R_{EXT}$  value depends on the crystal characteristics.

**Low-speed external clock generated from a crystal/ceramic resonator**

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 39](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).


**Table 39. LSE oscillator characteristics (f<sub>LSE</sub> = 32.768 kHz)**

Symbol	Parameter	Conditions <sup>(1)</sup>	Min <sup>(2)</sup>	Typ	Max <sup>(2)</sup>	Unit
I <sub>DD</sub>	LSE current consumption	LSEDRV[1:0]=00 lower driving capability		0.5	0.9	μA
		LSEDRV[1:0]=01 medium low driving capability			1	
		LSEDRV[1:0]=10 medium high driving capability			1.3	
		LSEDRV[1:0]=11 higher driving capability			1.6	
g <sub>m</sub>	Oscillator transconductance	LSEDRV[1:0]=00 lower driving capability	5			μA/V
		LSEDRV[1:0]=01 medium low driving capability	8			
		LSEDRV[1:0]=10 medium high driving capability	15			
		LSEDRV[1:0]=11 higher driving capability	25			
t <sub>SU(LSE)</sub> <sup>(3)</sup>	Startup time	V <sub>DD</sub> is stabilized		2		s

1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for ST microcontrollers”.
2. Guaranteed by design, not tested in production.
3. t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

*Note:* For information on selecting the crystal, refer to the application note AN2867 “Oscillator design guide for ST microcontrollers” available from the ST website [www.st.com](http://www.st.com).

Figure 16. Typical application with a 32.768 kHz crystal



Note: An external resistor is not required between OSC32\_IN and OSC32\_OUT and it is forbidden to add one.

### 6.3.7 Internal clock source characteristics

The parameters given in Table 40 are derived from tests performed under ambient temperature and supply voltage conditions summarized in Table 24.

#### High-speed internal (HSI) RC oscillator

Table 40. HSI oscillator characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{HSI}$	Frequency		-	8		MHz
TRIM	HSI user trimming step		-	-	1 <sup>(2)</sup>	%
DuCy <sub>(HSI)</sub>	Duty cycle		45 <sup>(2)</sup>	-	55 <sup>(2)</sup>	%
ACC <sub>HSI</sub>	Accuracy of the HSI oscillator (factory calibrated)	$T_A = -40$ to $105$ °C	-3.8 <sup>(3)</sup>	-	4.6 <sup>(3)</sup>	%
		$T_A = -10$ to $85$ °C	-2.9 <sup>(3)</sup>	-	2.9 <sup>(3)</sup>	%
		$T_A = 0$ to $70$ °C	-1.3 <sup>(3)</sup>	-	2.2 <sup>(3)</sup>	%
		$T_A = 25$ °C	-1	-	1	%
$t_{su(HSI)}$	HSI oscillator startup time		1 <sup>(2)</sup>	-	2 <sup>(2)</sup>	µs
$I_{DD(HSI)}$	HSI oscillator power consumption		-	80	100 <sup>(3)</sup>	µA

1.  $V_{DDA} = 3.3$  V,  $T_A = -40$  to  $105$  °C unless otherwise specified.
2. Guaranteed by design, not tested in production.
3. Data based on characterization results, not tested in production.

**Low-speed internal (LSI) RC oscillator**

**Table 41. LSI oscillator characteristics<sup>(1)</sup>**

Symbol	Parameter	Min	Typ	Max	Unit
f <sub>LSI</sub>	Frequency	30	40	50	kHz
t <sub>su(LSI)</sub> <sup>(2)</sup>	LSI oscillator startup time			85	μs
I <sub>DD(LSI)</sub> <sup>(2)</sup>	LSI oscillator power consumption		0.75	1.2	μA

- V<sub>DDA</sub> = 3.3 V, T<sub>A</sub> = -40 to 105 °C unless otherwise specified.
- Guaranteed by design, not tested in production.

**Wakeup time from low-power mode**

The wakeup times given in [Table 42](#) are measured on a wakeup phase with a 8-MHz HSI RC oscillator. The event used to wake up the device depends from the current operating mode:

- Stop or sleep mode: the wakeup event is WFE
- The wakeup pin used in stop and sleep mode is PA0 and in standby mode is the PA1.

All timings are derived from tests performed under ambient temperature and V<sub>DD</sub> supply voltage conditions summarized in [Table 24](#).

**Table 42. Low-power mode wakeup timings**

Symbol	Parameter	Conditions	Typ @V <sub>DD</sub>					Max	Unit
			= 2.0 V	= 2.4 V	= 2.7 V	= 3 V	= 3.3 V		
t <sub>WUSTOP</sub>	Wakeup from Stop mode	Regulator in run mode	TBD	TBD	TBD	TBD	TBD	TBD	μs
		Regulator in low power mode	TBD	TBD	TBD	TBD	TBD	TBD	
t <sub>WUSTANDBY</sub>	Wakeup from Standby mode		TBD	61	57	54	52	TBD	
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode		TBD	TBD	TBD	TBD	TBD	TBD	

**6.3.8 PLL characteristics**

The parameters given in [Table 43](#) are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 24](#).

Table 43. PLL characteristics

Symbol	Parameter	Value			Unit
		Min	Typ	Max	
$f_{\text{PLL\_IN}}$	PLL input clock <sup>(1)</sup>	1 <sup>(2)</sup>		24 <sup>(2)</sup>	MHz
	PLL input clock duty cycle	40 <sup>(2)</sup>		60 <sup>(2)</sup>	%
$f_{\text{PLL\_OUT}}$	PLL multiplier output clock	16 <sup>(2)</sup>		72	MHz
$t_{\text{LOCK}}$	PLL lock time			200 <sup>(2)</sup>	$\mu\text{s}$
Jitter	Cycle-to-cycle jitter			300 <sup>(2)</sup>	ps

1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by  $f_{\text{PLL\_OUT}}$ .
2. Guaranteed by design, not tested in production.

### 6.3.9 Memory characteristics

#### Flash memory

The characteristics are given at  $T_A = -40$  to  $105$  °C unless otherwise specified.

**Table 44. Flash memory characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(1)</sup>	Unit
$t_{\text{prog}}$	16-bit programming time	$T_A = -40$ to $+105$ °C	40	53.5	60	$\mu\text{s}$
$t_{\text{ERASE}}$	Page (1 KB) erase time	$T_A = -40$ to $+105$ °C	20	-	40	ms
$t_{\text{ME}}$	Mass erase time	$T_A = -40$ to $+105$ °C	20	-	40	ms
$I_{\text{DD}}$	Supply current	Write mode	-	-	10	mA
		Erase mode	-	-	12	mA

1. Guaranteed by design, not tested in production.

**Table 45. Flash memory endurance and data retention**

Symbol	Parameter	Conditions	Value	Unit
			Min <sup>(1)</sup>	
$N_{\text{END}}$	Endurance	$T_A = -40$ to $+85$ °C (6 suffix versions) $T_A = -40$ to $+105$ °C (7 suffix versions)	10	kcycles
$t_{\text{RET}}$	Data retention	1 kcycle <sup>(2)</sup> at $T_A = 85$ °C	30	Years
		1 kcycle <sup>(2)</sup> at $T_A = 105$ °C	10	
		10 kcycles <sup>(2)</sup> at $T_A = 55$ °C	20	

1. Data based on characterization results, not tested in production.

2. Cycling performed over the whole temperature range.

### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

#### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB:** A Burst of Fast Transient voltage (positive and negative) is applied to  $V_{DD}$  and  $V_{SS}$  through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in [Table 46](#). They are based on the EMS levels and classes defined in application note AN1709.

**Table 46. EMS characteristics**

Symbol	Parameter	Conditions	Level/Class
$V_{FESD}$	Voltage limits to be applied on any I/O pin to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$ , LQFP100, $T_A = +25\text{ °C}$ , $f_{HCLK} = 72\text{ MHz}$ conforms to IEC 61000-4-2	TBD
$V_{EFTB}$	Fast transient voltage burst limits to be applied through 100 pF on $V_{DD}$ and $V_{SS}$ pins to induce a functional disturbance	$V_{DD} = 3.3\text{ V}$ , LQFP100, $T_A = +25\text{ °C}$ , $f_{HCLK} = 72\text{ MHz}$ conforms to IEC 61000-4-4	TBD

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

#### Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)



**Prequalification trials**

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

**Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

**Table 47. EMI characteristics**

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f <sub>HSE</sub> /f <sub>HCLK</sub> ]	Unit
				8/72 MHz	
S <sub>EMI</sub>	Peak level	V <sub>DD</sub> = 3.3 V, T <sub>A</sub> = 25 °C, LQFP100 package compliant with IEC 61967-2	0.1 to 30 MHz	TBD	dBμV
			30 to 130 MHz	TBD	
			130 MHz to 1GHz	TBD	
			SAE EMI Level	TBD	-

**6.3.11 Electrical sensitivity characteristics**

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

**Electrostatic discharge (ESD)**

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

**Table 48. ESD absolute maximum ratings<sup>(1)</sup>**

Symbol	Ratings	Conditions	Class	Maximum value <sup>(2)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	TBD	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to JESD22-C101	II	TBD	

1. TBD stands for "to be defined".
2. Data based on characterization results, not tested in production.

### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

**Table 49. Electrical sensitivities**

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_A = +105\text{ °C}$ conforming to JESD78A	II level A

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard, 3 V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

#### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of spec current injection on adjacent pins or other functional failure (for example reset, oscillator frequency deviation).

The test results are given in [Table 50](#)

**Table 50. I/O current injection susceptibility**

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I <sub>INJ</sub>	Injected current on BOOT0	- 0	NA	mA
	Injected current on PC0, PC1, PC2, PC3, PF2, PA0, PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5, PB2 with current injection on other pins from this group limited to > -10 μA and < -50 μA	- 5		
	Injected current on PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with current injection on other pins from this group limited to > -10 μA and < -50 μA	- 5		
	Injected current on PC0, PC1, PC2, PC3, PF2, PA0, PA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5, PB2, PB0, PB1, PE7, PE8, PE9, PE10, PE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, PD9, PD10, PD11, PD12, PD13, PD14 with current injection on other pins from this group limited to > 10 μA and < 400 μA		+5	
	Injected current on any other FT, FTf pins with current injection on adjacent pins < -5 μA	- 5	NA	
	Injected current on any other TTa pins with current injection on adjacent pins < -5 μA	- 5	+5	
	Injected current on any other TC pins with current injection on adjacent pins < -5 μA	- 5	+5	

*Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.*

### 6.3.13 I/O port characteristics

#### General input/output characteristics

Unless otherwise specified, the parameters given in [Table 51](#) are derived from tests performed under the conditions summarized in [Table 24](#). All I/Os are CMOS and TTL compliant.

**Table 51. I/O static characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL}$	Standard I/O input low level voltage		-0.3	-	$0.3V_{DD}+0.07$	V
	TTa I/O input low level voltage		-0.3	-	$0.3V_{DD}+0.07$	
	FT and FTf <sup>(1)</sup> I/O input low level voltage		-0.3	-	$0.475V_{DD}-0.2$	
	BOOT0 input low level voltage		0	-	$0.3V_{DD}-0.3$	
$V_{IH}$	Standard I/O input high level voltage		$0.445V_{DD}+0.398$	-	$V_{DD}+0.3$	V
	TTa I/O input high level voltage		$0.445V_{DD}+0.398$	-	$V_{DD}+0.3$	
	FT and FTf <sup>(1)</sup> I/O input high level voltage		$0.5V_{DD}+0.2$	-	5.5	
	BOOT0 input high level voltage		$0.2V_{DD}+0.95$	-	5.5	
$V_{hys}$	Standard I/O Schmitt trigger voltage hysteresis <sup>(2)</sup>		200	-	-	mV
	TTa I/O Schmitt trigger voltage hysteresis <sup>(2)</sup>		200	-	-	
	FT and FTf I/O Schmitt trigger voltage hysteresis <sup>(2)</sup>		100	-	-	
	BOOT0 input Schmitt trigger voltage hysteresis <sup>(2)</sup>		300	-	-	

Table 51. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I <sub>lkg</sub>	Input leakage current <sup>(3)</sup>	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> I/O TC, FT and FTf	-	-	±0.1	μA
		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> V ≤ V <sub>DD</sub> ≤ V <sub>DDA</sub> ≤ 3.6 V I/O TTa used in digital mode	-	-	±0.1	
		V <sub>IN</sub> = 5 V I/O FT and FTf	-	-	10	
		V <sub>IN</sub> = 3.6 V, V ≤ V <sub>DD</sub> ≤ V <sub>IN</sub> V <sub>DDA</sub> = 3.6 V I/O TTa used in digital mode	-	-	1	
		V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>DDA</sub> V ≤ V <sub>DD</sub> ≤ V <sub>DDA</sub> ≤ 3.6 V I/O TTa used in analog mode	-	-	±0.2	
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(4)</sup>	V <sub>IN</sub> = V <sub>SS</sub>	25	40	55	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(4)</sup>	V <sub>IN</sub> = V <sub>DD</sub>	25	40	55	kΩ
C <sub>IO</sub>	I/O pin capacitance		-	5	-	pF

1. To sustain a voltage higher than V<sub>DD</sub>+0.3 the internal pull-up/pull-down resistors must be disabled.
2. Hysteresis voltage between Schmitt trigger switching levels. Data based on characterization, not tested in production.
3. Leakage could be higher than max. if negative current is injected on adjacent pins.
4. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in [Figure 17](#) and [Figure 18](#) for standard I/Os.

Figure 17. TC and TTa I/O input characteristics - CMOS port




Figure 18. TC and TTa I/O input characteristics - TTL port




Figure 19. Five volt tolerant (FT and FTf) I/O input characteristics - CMOS port





Figure 20. Five volt tolerant (FT and FTf) I/O input characteristics - TTL port



### Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to +/-8 mA, and sink or source up to +/- 20 mA (with a relaxed  $V_{OL}/V_{OH}$ ).

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in [Section 6.2](#):

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $I_{VDD}$  (see [Table 22](#)).
- The sum of the currents sunk by all the I/Os on  $V_{SS}$  plus the maximum Run consumption of the MCU sunk on  $V_{SS}$  cannot exceed the absolute maximum rating  $I_{VSS}$  (see [Table 22](#)).

### Output voltage levels

Unless otherwise specified, the parameters given in [Table 52](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#). All I/Os (FT, TTa and Tc unless otherwise specified) are CMOS and TTL compliant.

**Table 52. Output voltage characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	CMOS port <sup>(2)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	V
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$	-	
$V_{OL}^{(1)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	TTL port <sup>(2)</sup> $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	
$V_{OH}^{(3)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		2.4	-	
$V_{OL}^{(1)(4)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	1.3	
$V_{OH}^{(3)(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-1.3$	-	
$V_{OL}^{(1)(4)}$	Output low level voltage for an I/O pin when 8 pins are sunk at same time	$I_{IO} = +6 \text{ mA}$ $2 \text{ V} < V_{DD} < 2.7 \text{ V}$	-	0.4	
$V_{OH}^{(3)(4)}$	Output high level voltage for an I/O pin when 8 pins are sourced at same time		$V_{DD}-0.4$	-	
$V_{OLFM+}$	Output low level voltage for an FTf I/O pin in FM+ mode	$I_{IO} = +20 \text{ mA}$ $2.7 \text{ V} < V_{DD} < 3.6 \text{ V}$	-	0.4	

1. The  $I_{IO}$  current sunk by the device must always respect the absolute maximum rating specified in [Table 22](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VSS}$ .
2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
3. The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in [Table 22](#) and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .
4. Data based on characterization results, not tested in production.



### Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 21](#) and [Table 53](#), respectively.


Unless otherwise specified, the parameters given are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#).

**Table 53. I/O AC characteristics<sup>(1)</sup>**

OSPEEDRy [1:0] value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max	Unit
x0	$f_{\max(\text{IO})\text{out}}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		2	MHz
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		125 <sup>(3)</sup>	ns
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time			125 <sup>(3)</sup>	
01	$f_{\max(\text{IO})\text{out}}$	Maximum frequency <sup>(2)</sup>	$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		10	MHz
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 3.6 \text{ V}$		25 <sup>(3)</sup>	ns
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time			25 <sup>(3)</sup>	
11	$f_{\max(\text{IO})\text{out}}$	Maximum frequency <sup>(2)</sup>	$C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		50	MHz
			$C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		30	MHz
			$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		20	MHz
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	$C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		5 <sup>(3)</sup>	ns
			$C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		8 <sup>(3)</sup>	
			$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		12 <sup>(3)</sup>	
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time	$C_L = 30 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		5 <sup>(3)</sup>	
			$C_L = 50 \text{ pF}$ , $V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		8 <sup>(3)</sup>	
			$C_L = 50 \text{ pF}$ , $V_{DD} = 2 \text{ V to } 2.7 \text{ V}$		12 <sup>(3)</sup>	
FM+ configuration <sup>(4)</sup>	$f_{\max(\text{IO})\text{out}}$	Maximum frequency <sup>(2)</sup>	TBD		TBD	MHz
	$t_{f(\text{IO})\text{out}}$	Output high to low level fall time	TBD		TBD	ns
	$t_{r(\text{IO})\text{out}}$	Output low to high level rise time	TBD		TBD	
-	$t_{\text{EXTI}pw}$	Pulse width of external signals detected by the EXTI controller		10		ns

1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0316 reference manual for a description of GPIO Port configuration register.
2. The maximum frequency is defined in [Figure 21](#).
3. Guaranteed by design, not tested in production.
4. The I/O speed configuration is bypassed in FM+ I/O mode. Refer to the STM32F30x reference manual RM0316 for a description of FM+ I/O mode configuration.

Figure 21. I/O AC characteristics definition



### 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor,  $R_{PU}$  (see [Table 51](#)).


Unless otherwise specified, the parameters given in [Table 54](#) are derived from tests performed under ambient temperature and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#).

Table 54. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{IL(NRST)}^{(1)}$	NRST Input low level voltage		-0.5		0.8	V
$V_{IH(NRST)}^{(1)}$	NRST Input high level voltage		2		$V_{DD}+0.5$	
$V_{hys(NRST)}$	NRST Schmitt trigger voltage hysteresis			200		mV
$R_{PU}$	Weak pull-up equivalent resistor <sup>(2)</sup>	$V_{IN} = V_{SS}$	25	40	55	k $\Omega$
$V_{F(NRST)}^{(1)}$	NRST Input filtered pulse				100	ns
$V_{NF(NRST)}^{(1)}$	NRST Input not filtered pulse		300			ns

1. Guaranteed by design, not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

Figure 22. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the  $V_{IL(NRST)}$  max level specified in [Table 54](#). Otherwise the reset will not be taken into account by the device.

### 6.3.15 Timer characteristics

The parameters given in [Table 55](#) are guaranteed by design.

Refer to [Section 6.3.13: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

**Table 55. TIMx<sup>(1)</sup> characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
t <sub>res(TIM)</sub>	Timer resolution time		1		t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 72 MHz	13.9		ns
		f <sub>TIMxCLK</sub> = 144MHz, x= 1.8	6.95		ns
f <sub>EXT</sub>	Timer external clock frequency on CH1 to CH4		0	f <sub>TIMxCLK</sub> /2	MHz
		f <sub>TIMxCLK</sub> = 72 MHz	0	36	MHz
		f <sub>TIMxCLK</sub> = 144MHz, x= 1.8	0	72	MHz
Res <sub>TIM</sub>	Timer resolution	TIMx (except TIM2)		16	bit
		TIM2		32	
t <sub>COUNTER</sub>	16-bit counter clock period		1	65536	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 72 MHz	0.0139	910	μs
t <sub>MAX_COUNT</sub>	Maximum possible count with 32-bit counter			65536 × 65536	t <sub>TIMxCLK</sub>
		f <sub>TIMxCLK</sub> = 72 MHz			s

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM6, TIM14, TIM15, TIM16 and TIM17 timers.

**Table 56. IWDG min/max timeout period at 40 kHz (LSI) <sup>(1)</sup>**

Prescaler divider	PR[2:0] bits	Min timeout (ms) RL[11:0]= 0x000	Max timeout (ms) RL[11:0]= 0xFFFF
/4	0	0.1	409.6
/8	1	0.2	819.2
/16	2	0.4	1638.4
/32	3	0.8	3276.8
/64	4	1.6	6553.6
/128	5	3.2	13107.2
/256	7	6.4	26214.4

1. These timings are given for a 40 kHz clock but the microcontroller's internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

**Table 57. WWDG min-max timeout value @72 MHz (PCLK)**

Prescaler	WDGTB	Min timeout value	Max timeout value
1	0	0.05687	3.6409
2	1	0.1137	7.2817
4	2	0.2275	14.564
8	3	0.4551	29.127

### 6.3.16 Communications interfaces

#### I<sup>2</sup>C interface characteristics

Unless otherwise specified, the parameters given in [Table 58](#) are derived from tests performed under ambient temperature, f<sub>PCLK1</sub> frequency and V<sub>DD</sub> supply voltage conditions summarized in [Table 24](#).

The I<sup>2</sup>C interface meets the requirements of the standard I<sup>2</sup>C communication protocol with the following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V<sub>DD</sub> is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in [Table 58](#). Refer also to [Section 6.3.13: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SDA and SCL).

**Table 58. I<sup>2</sup>C characteristics<sup>(1)</sup>**

Symbol	Parameter	Standard mode		Fast mode		Fast Mode Plus		Unit
		Min	Max	Min	Max	Min	Max	
t <sub>w(SCLL)</sub>	SCL clock low time	4.7		1.3		0.5		μs
t <sub>w(SCLH)</sub>	SCL clock high time	4.0		0.6		0.26		
t <sub>su(SDA)</sub>	SDA setup time	250		100		50		ns
t <sub>h(SDA)</sub>	SDA data hold time	0 <sup>(3)</sup>	3450 <sup>(2)</sup>	0 <sup>(3)</sup>	900 <sup>(2)</sup>	0	450	
t <sub>r(SDA)</sub> t <sub>r(SCL)</sub>	SDA and SCL rise time		1000		300		120	
t <sub>f(SDA)</sub> t <sub>f(SCL)</sub>	SDA and SCL fall time		300		300		120	
t <sub>h(STA)</sub>	Start condition hold time	4.0		0.6		0.26		μs
t <sub>su(STA)</sub>	Repeated Start condition setup time	4.7		0.6		0.26		μs
t <sub>su(STO)</sub>	Stop condition setup time	4.0		0.6		0.26		μs
t <sub>w(STO:STA)</sub>	Stop to Start condition time (bus free)	4.7		1.3		0.5		μs
C <sub>b</sub>	Capacitive load for each bus line		400		400		550	pF


1. The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when I2Cx\_TIMING register is correctly programmed (Refer to reference manual). These characteristics are not tested in production.
2. The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.
3. The device must internally provide a hold time of at least 300ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.

**Table 59. I2C analog filter characteristics<sup>(1)</sup>**

Symbol	Parameter	Min	Max	Unit
t <sub>SP</sub>	Pulse width of spikes that are suppressed by the analog filter	50	260	ns

1. Guaranteed by design, not tested in production.

Figure 23. I<sup>2</sup>C bus AC waveforms and measurement circuit



1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

## SPI/I<sup>2</sup>S characteristics

Unless otherwise specified, the parameters given in [Table 60](#) for SPI or in [Table 61](#) for I<sup>2</sup>S are derived from tests performed under ambient temperature,  $f_{PCLKx}$  frequency and  $V_{DD}$  supply voltage conditions summarized in [Table 24](#).


Refer to [Section 6.3.13: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I<sup>2</sup>S).

**Table 60. SPI characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit	
$f_{SCK}$	SPI clock frequency	Master mode	-	36	MHz	
$1/t_c(SCK)$		Slave mode	-	36		
$t_r(SCK)$ $t_f(SCK)$	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	7.5	ns	
$t_{su(NSS)}^{(1)}$	NSS setup time	Slave mode	4Tpclk			
$t_h(NSS)^{(1)}$	NSS hold time	Slave mode	2Tpclk			
$t_w(SCKH)^{(1)}$	SCK high and low time	Master mode, $f_{PCLK} = 36$ MHz, presc = 2	T <sub>sck</sub> /2 -2	T <sub>sck</sub> /2 +3		
$t_w(SCKL)^{(1)}$						
$t_{su(MI)}^{(1)}$	Data input setup time	Master mode	4			
$t_{su(SI)}^{(1)}$		Slave mode	6			
$t_h(MI)^{(1)}$	Data input hold time	Master mode	4			
$t_h(SI)^{(1)}$		Slave mode	1			
$t_a(SO)^{(1)(2)}$	Data output access time	Slave mode, $f_{PCLK} = 36$ MHz	0	4Tpclk		
$t_{dis(SO)}^{(1)(3)}$	Data output disable time	Slave mode	0	20		
$t_v(SO)^{(1)}$	Data output valid time	Slave mode (after enable edge)	-	27		
$t_v(MO)^{(1)}$	Data output valid time	Master mode (after enable edge)	-	5		
$t_h(SO)^{(1)}$	Data output hold time	Slave mode (after enable edge)	12	-		
$t_h(MO)^{(1)}$		Master mode (after enable edge)	2	-		
Duty(SCK)	Duty cycle of SPI clock frequency	Slave mode	25	75		%


1. Data based on characterization results, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

Figure 24. SPI timing diagram - slave mode and CPHA = 0



ai14134c

Figure 25. SPI timing diagram - slave mode and CPHA = 1<sup>(1)</sup>




ai14135

1. Measurement points are done at CMOS levels: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.



Figure 26. SPI timing diagram - master mode<sup>(1)</sup>



1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .


Table 61. I<sup>2</sup>S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$f_{CK}$ $1/t_{c(CK)}$	I <sup>2</sup> S clock frequency	Master data: 16 bits, audio freq=48K	1.496	1.503	MHz
		Slave	0	12.288	
$t_{r(CK)}$ $t_{f(CK)}$	I <sup>2</sup> S clock rise and fall time	Capacitive load $C_L = 30$ pF		8	ns
$t_{w(CKH)}^{(1)}$	I <sup>2</sup> S clock high time	Master $f_{PCLK} = 36$ MHz, audio frequency = 48 kHz	331		
$t_{w(CKL)}^{(1)}$	I <sup>2</sup> S clock low time		332		
$t_{v(WS)}^{(1)}$	WS valid time	Master mode	4		
$t_{h(WS)}^{(1)}$	WS hold time	Master mode	4		
$t_{su(WS)}^{(1)}$	WS setup time	Slave mode	4		
$t_{h(WS)}^{(1)}$	WS hold time	Slave mode	0		
Duty Cycle	I <sup>2</sup> S slave input clock duty cycle	Slave mode	30	70	%
$t_{su(SD\_MR)}^{(1)}$	Data input setup time	Master receiver	9		ns
$t_{su(SD\_SR)}^{(1)}$	Data input setup time	Slave receiver	2		
$t_{h(SD\_MR)}^{(1)(2)}$	Data input hold time	Master receiver	0		
$t_{h(SD\_SR)}^{(1)(2)}$		Slave receiver	0		
$t_{v(SD\_ST)}^{(1)(2)}$	Data output valid time	Slave transmitter (after enable edge)		29	
$t_{h(SD\_ST)}^{(1)}$	Data output hold time	Slave transmitter (after enable edge)	12		
$t_{v(SD\_MT)}^{(1)(2)}$	Data output valid time	Master transmitter (after enable edge)		3	
$t_{h(SD\_MT)}^{(1)}$	Data output hold time	Master transmitter (after enable edge)	2		

1. Data based on design simulation and/or characterization results, not tested in production.


2. Depends on  $f_{PCLK}$ . For example, if  $f_{PCLK} = 8$  MHz, then  $T_{PCLK} = 1/f_{PCLK} = 125$  ns.

Figure 27. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>



1. Measurement points are done at CMOS levels:  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

Figure 28. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>



1. Data based on characterization results, not tested in production.
2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

**USB characteristics**

**Table 62. USB startup time**

Symbol	Parameter	Max	Unit
$t_{STARTUP}^{(1)}$	USB transceiver startup time	1	$\mu s$

1. Guaranteed by design, not tested in production.

**Table 63. USB DC electrical characteristics**

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit
<b>Input levels</b>					
$V_{DD}$	USB operating voltage <sup>(2)</sup>		3.0 <sup>(3)</sup>	3.6	V
$V_{DI}^{(4)}$	Differential input sensitivity	I(USBDP, USBDM)	0.2		V
$V_{CM}^{(4)}$	Differential common mode range	Includes $V_{DI}$ range	0.8	2.5	
$V_{SE}^{(4)}$	Single ended receiver threshold		1.3	2.0	
<b>Output levels</b>					
$V_{OL}$	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 V <sup>(5)</sup>		0.3	V
$V_{OH}$	Static output level high	$R_L$ of 15 k $\Omega$ to $V_{SS}^{(5)}$	2.8	3.6	

- All the voltages are measured from the local ground potential.
- To be compliant with the USB 2.0 full-speed electrical specification, the USBDP (D+) pin should be pulled up with a 1.5 k $\Omega$  resistor to a 3.0-to-3.6 V voltage range.
- The STM32F3xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V  $V_{DD}$  voltage range.
- Guaranteed by design, not tested in production.
- $R_L$  is the load connected on the USB drivers

**Figure 29. USB timings: definition of data signal rise and fall time**




Table 64. USB: Full-speed electrical characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>Driver characteristics</b>						
$t_r$	Rise time <sup>(2)</sup>	$C_L = 50$ pF	4	-	20	ns
$t_f$	Fall time <sup>(2)</sup>	$C_L = 50$ pF	4	-	20	ns
$t_{rfm}$	Rise/ fall time matching	$t_r/t_f$	90	-	110	%
$V_{CRS}$	Output signal crossover voltage		1.3	-	2.0	V
Output driver Impedance <sup>(3)</sup>	$Z_{DRV}$	driving high and low	28	40	44	$\Omega$

1. Guaranteed by design, not tested in production.
2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).
3. No external termination series resistors are required on USBDP (D+) and USBDM (D-), the matching impedance is already included in the embedded driver.

### CAN (controller area network) interface

Refer to [Section 6.3.13: I/O port characteristics](#) for more details on the input/output alternate function characteristics (CAN\_TX and CAN\_RX).

### 6.3.17 ADC characteristics

Unless otherwise specified, the parameters given in [Table 65](#) to [Table 67](#) are guaranteed by design.

**Table 65. ADC characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDA}$	Analog supply voltage for ADC		2		3.6	V
$f_{ADC}$	ADC clock frequency		0.14		72	MHz
$f_S^{(1)}$	Sampling rate	Resolution = 12 bits, Fast Channel	0.01		5.14	MSPS
		Resolution = 10 bits, Fast Channel	0.012		6	
		Resolution = 8 bits, Fast Channel	0.014		7.2	
		Resolution = 6 bits, Fast Channel	0.0175		9	
$f_{TRIG}^{(1)}$	External trigger frequency	$f_{ADC} = 72$ MHz Resolution = 12 bits			5.14	MHz
		Resolution = 12 bits			14	$1/f_{ADC}$
$V_{AIN}$	Conversion voltage range		0		$V_{DDA}$	V
$R_{AIN}^{(1)}$	External input impedance				100	k $\Omega$
$C_{ADC}^{(1)}$	Internal sample and hold capacitor			5		pF
$t_{CAL}^{(1)}$	Calibration time	$f_{ADC} = 72$ MHz	1.56			$\mu$ s
			112			$1/f_{ADC}$
$t_{latr}^{(1)}$	Trigger conversion latency Regular and injected channels without conversion abort	CKMODE = 00	1.5	2	2.5	$1/f_{ADC}$
		CKMODE = 01			2	$1/f_{ADC}$
		CKMODE = 10			2.25	$1/f_{ADC}$
		CKMODE = 11			2.125	$1/f_{ADC}$
$t_{latrinj}$	Trigger conversion latency Injected channels aborting a regular conversion	CKMODE = 00	2.5	3	3.5	$1/f_{ADC}$
		CKMODE = 01			3	$1/f_{ADC}$
		CKMODE = 10			3.25	$1/f_{ADC}$
		CKMODE = 11			3.125	$1/f_{ADC}$
$t_S^{(1)}$	Sampling time	$f_{ADC} = 72$ MHz	0.021		8.35	$\mu$ s
			1.5		601.5	$1/f_{ADC}$
$T_{ADCVREG\_STUP}^{(1)}$	ADC Voltage Regulator Start-up time				10	$\mu$ s
$t_{CONV}^{(1)}$	Total conversion time (including sampling time)	$f_{ADC} = 72$ MHz Resolution = 12 bits	0.19		3.5	$\mu$ s
		Resolution = 12 bits	14 to 252 ( $t_S$ for sampling + 12.5 for successive approximation)			$1/f_{ADC}$

1. Data guaranteed by design

**Table 66. Minimum sampling time to be respected for fast and slow channels**

Resolution	R <sub>AIN</sub> (K Ohm)	Minimum sampling time (ns)		Resolution	R <sub>AIN</sub> (K Ohm)	Minimum sampling time (ns)	
		Fast channels	Slow channels			Fast channels	Slow channels
12-bit	0	12	17	8-bit	0	7	11
	0.05	16	21		0.05	10	14
	0.1	20	25		0.1	13	16
	0.2	27	33		0.2	18	22
	0.5	52	58		0.5	35	38
	1	94	99		1	63	66
	5	430	435		5	285	289
	10	849	854		10	563	567
	20	1690	1690		20	1120	1120
	50	4190	4200		50	2780	2790
100	8350	8350	100	5550	5550		
10-bit	0	9	14	6-bit	0	5	8
	0.05	13	17		0.05	7	10
	0.1	16	21		0.1	9	12
	0.2	23	27		0.2	13	16
	0.5	43	48		0.5	26	28
	1	78	83		1	47	49
	5	358	362		5	213	216
	10	706	710		10	421	423
	20	1400	1410		20	836	839
	50	3490	3490		50	2080	2080
100	6950	6950	100	4150	4150		

**Table 67. ADC accuracy<sup>(1)(2)(3)</sup>**

Symbol	Parameter	Test conditions	Typ	Max <sup>(4)</sup>	Unit
ET	Total unadjusted error	TBD	TBD	TBD	LSB
EO	Offset error		TBD	TBD	
EG	Gain error		TBD	TBD	
ED	Differential linearity error		TBD	TBD	
EL	Integral linearity error		TBD	TBD	
ENOB	Effective number of bits	TBD	±TBD	±TBD	bits
SINAD	Signal-to-noise and distortion ratio		±TBD	±TBD	dB
SNR	Signal-to-noise ratio		±TBD	±TBD	
THD	Total harmonic distortion		±TBD	±TBD	

1. ADC DC accuracy values are measured after internal calibration.
2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative current. Any positive injection current within the limits specified for  $I_{INJ(PIN)}$  and  $\Sigma I_{INJ(PIN)}$  in [Section 6.3.13](#) does not affect the ADC accuracy.
3. Better performance may be achieved in restricted  $V_{DDA}$ , frequency and temperature ranges.
4. Data based on characterization results, not tested in production.

**Figure 30. ADC accuracy characteristics**







Figure 31. Typical connection diagram using the ADC



1. Refer to [Table 65](#) for the values of  $R_{AIN}$ .
2.  $C_{parasitic}$  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high  $C_{parasitic}$  value will downgrade conversion accuracy. To remedy this,  $f_{ADC}$  should be reduced.

### General PCB design guidelines

Power supply decoupling should be performed as shown in [Figure 11](#). The 10 nF capacitor should be ceramic (good quality) and it should be placed as close as possible to the chip.

### 6.3.18 DAC electrical specifications

**Table 68. DAC characteristics**


Symbol	Parameter	Min	Typ	Max	Unit	Comments
$V_{DDA}$	Analog supply voltage for DAC ON	2.4		3.6	V	
$R_{LOAD}^{(1)}$	Resistive load with buffer ON	5			k $\Omega$	
$R_O^{(1)}$	Impedance output with buffer OFF			15	k $\Omega$	When the buffer is OFF, the Minimum resistive load between DAC_OUT and $V_{SS}$ to have a 1% accuracy is 1.5 M $\Omega$
$C_{LOAD}^{(1)}$	Capacitive load			50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min <sup>(1)</sup>	Lower DAC_OUT voltage with buffer ON	0.2			V	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code (0x0E0) to (0xF1C) at $V_{DDA} = 3.6$ V and (0x155) and (0xEAB) at $V_{DDA} = 2.4$ V
DAC_OUT max <sup>(1)</sup>	Higher DAC_OUT voltage with buffer ON			$V_{DDA} - 0.2$	V	
DAC_OUT min <sup>(1)</sup>	Lower DAC_OUT voltage with buffer OFF		0.5		mV	It gives the maximum output excursion of the DAC.
DAC_OUT max <sup>(1)</sup>	Higher DAC_OUT voltage with buffer OFF			$V_{DDA} - 1LSB$	V	
$I_{DDA}$	DAC DC current consumption in quiescent mode (Standby mode)			380	$\mu$ A	With no load, middle code (0x800) on the input
				480	$\mu$ A	With no load, worst code (0xF1C) on the input
DNL <sup>(2)</sup>	Differential non linearity (Difference between two consecutive code-1LSB)			$\pm 0.5$	LSB	Given for a 10-bit input code
				$\pm 2$	LSB	Given for a 12-bit input code
INL <sup>(2)</sup>	Integral non linearity (difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)			$\pm 1$	LSB	Given for a 10-bit input code
				$\pm 4$	LSB	Given for a 12-bit input code
Offset <sup>(2)</sup>	Offset error (difference between measured value at Code (0x800) and the ideal value = $V_{DDA}/2$ )			$\pm 10$	mV	Given for a 12-bit input code
				$\pm 3$	LSB	Given for a 10-bit input code at $V_{DDA} = 3.6$ V
				$\pm 12$	LSB	Given for a 12-bit input code at $V_{DDA} = 3.6$ V
Gain error <sup>(2)</sup>	Gain error			$\pm 0.5$	%	Given for a 12-bit input code

**Table 68. DAC characteristics (continued)**

Symbol	Parameter	Min	Typ	Max	Unit	Comments
$t_{SETTLING}^{(2)}$	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value $\pm 1LSB$ )		3	4	$\mu s$	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$
Update rate <sup>(2)</sup>	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)			1	MS/s	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$
$t_{WAKEUP}^{(2)}$	Wakeup time from off state (Setting the ENx bit in the DAC Control register)		6.5	10	$\mu s$	$C_{LOAD} \leq 50\text{ pF}$ , $R_{LOAD} \geq 5\text{ k}\Omega$ input code between lowest and highest possible ones.
PSRR+ <sup>(1)</sup>	Power supply rejection ratio (to $V_{DDA}$ ) (static DC measurement)		-67	-40	dB	No $R_{LOAD}$ , $C_{LOAD} = 50\text{ pF}$

1. Guaranteed by design, not tested in production.
2. Data based on characterization results, not tested in production.

**Figure 32. 12-bit buffered /non-buffered DAC**



1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

### 6.3.19 Comparator characteristics

**Table 69. Comparator characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(1)</sup>	Unit	
$V_{DDA}$	Analog supply voltage		2		3.6	V	
$V_{IN}$	Comparator input voltage range		0		$V_{DDA}$		
$V_{BG}$	Scaler input voltage			1.2			
$V_{SC}$	Scaler offset voltage			$\pm 5$	$\pm 10$	mV	
$t_{S\_SC}$	Scaler startup time from power down				0.1	ms	
$t_{START}$	Comparator startup time	Startup time to reach propagation delay specification			60	$\mu s$	
$t_D$	Propagation delay for 200 mV step with 100 mV overdrive	Ultra-low power mode		2	4.5	$\mu s$	
		Low power mode		0.7	1.5		
		Medium power mode		0.3	0.6		
		High speed mode	$V_{DDA} \geq 2.7 V$		50	100	ns
		$V_{DDA} < 2.7 V$		100	240		
	Propagation delay for full range step with 100 mV overdrive	Ultra-low power mode			2	7	$\mu s$
		Low power mode			0.7	2.1	
		Medium power mode			0.3	1.2	
High speed mode		$V_{DDA} \geq 2.7 V$		90	180	ns	
	$V_{DDA} < 2.7 V$		110	300			
$V_{offset}$	Comparator offset error			$\pm 4$	$\pm 10$	mV	
$dV_{offset}/dT$	Offset error temperature coefficient			18		$\mu V/^\circ C$	
$I_{DD(Comp)}$	COMP current consumption	Ultra-low power mode		1.2	1.5	$\mu A$	
		Low power mode		3	5		
		Medium power mode		10	15		
		High speed mode		75	100		

**Table 69. Comparator characteristics (continued)**

Symbol	Parameter	Conditions	Min	Typ	Max <sup>(1)</sup>	Unit	
V <sub>hys</sub>	Comparator hysteresis	No hysteresis (COMPxHYST[1:0]=00)		0		mV	
		Low hysteresis (COMPxHYST[1:0]=01)	High speed mode	3	8		13
			All other power modes	5			10
		Medium hysteresis (COMPxHYST[1:0]=10)	High speed mode	7	15		26
			All other power modes	9			19
		High hysteresis (COMPxHYST[1:0]=11)	High speed mode	18	31		49
All other power modes	19		40				

1. Data based on characterization results, not tested in production.

## 6.3.20 Operational amplifier characteristics

Table 70. Operational amplifier characteristics<sup>(1)</sup>

Symbol	Parameter		Condition	Min	Typ	Max	Unit
V <sub>DDA</sub>	Analog supply voltage			2.4		3.6	V
CMIR	Common mode input range			0		V <sub>DDA</sub>	V
V <sub>I</sub> OFFSET	Input offset voltage	Maximum calibration range	25°C, No Load on output.			4	mV
			All voltage/Temp.			6	
		After offset calibration	25°C, No Load on output.			1.6	
			All voltage/Temp.			3	
ΔV <sub>I</sub> OFFSET	Input offset voltage drift				5	μV/°C	
I <sub>LOAD</sub>	Drive current					500	μA
IDDOPAMP	Consumption		No load, quiescent mode		690	1450	μA
CMRR	Common mode rejection ratio				90		dB
PSRR	Power supply rejection ratio		DC	73	117		dB
GBW	Bandwidth				8.2		MHz
SR	Slew rate				4.7		V/μs
R <sub>LOAD</sub>	Resistive load			4			kΩ
C <sub>LOAD</sub>	Capacitive load					50	pF
V <sub>OH</sub> SAT	High saturation voltage		R <sub>load</sub> = min, Input at V <sub>DDA</sub> .			100	mV
			R <sub>load</sub> = 20K, Input at V <sub>DDA</sub> .			20	
V <sub>OL</sub> SAT	Low saturation voltage		R <sub>load</sub> = min, input at 0V			100	
			R <sub>load</sub> = 20K, input at 0V.			20	
φ <sub>m</sub>	Phase margin				62		°
t <sub>OFFTRIM</sub>	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy					2	ms
t <sub>WAKEUP</sub>	Wake up time from OFF state.		C <sub>LOAD</sub> ≤ 50 pf, R <sub>LOAD</sub> ≥ 4 kΩ, Follower configuration		2.8	5	μs

Table 70. Operational amplifier characteristics<sup>(1)</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Unit
PGA gain	Non inverting gain value			2		
				4		
				8		
				16		
PGA gain error	PGA gain error		-1%		1%	

1. Data guaranteed by design.

### 6.3.21 Temperature sensor characteristics

**Table 71. TS characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	$V_{SENSE}$ linearity with temperature		$\pm 1$	$\pm 2$	$^{\circ}\text{C}$
Avg_Slope <sup>(1)</sup>	Average slope	4.0	4.3	4.6	mV/ $^{\circ}\text{C}$
$V_{25}$	Voltage at 25 $^{\circ}\text{C}$	1.34	1.43	1.52	V
$t_{START}^{(1)}$	Startup time	4		10	$\mu\text{s}$
$T_{S\_temp}^{(1)(2)}$	ADC sampling time when reading the temperature	2.2		-	$\mu\text{s}$

1. Guaranteed by design, not tested in production.
2. Shortest sampling time can be determined in the application by multiple iterations.

### 6.3.22 $V_{BAT}$ monitoring characteristics

**Table 72.  $V_{BAT}$  monitoring characteristics**

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for $V_{BAT}$	-	50	-	$\text{K}\Omega$
Q	Ratio on $V_{BAT}$ measurement	-	2	-	
$E_r^{(1)}$	Error on Q	-1	-	+1	%
$T_{S\_vbat}^{(1)(2)}$	ADC sampling time when reading the $V_{BAT}$ 1mV accuracy	2.2	-	-	$\mu\text{s}$

1. Guaranteed by design, not tested in production.
2. Shortest sampling time can be determined in the application by multiple iterations.




## 7 Package characteristics

### 7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK<sup>®</sup> is an ST trademark.

Figure 33. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline<sup>(1)</sup>

Figure 34. Recommended footprint<sup>(1)(2)</sup>



1. Drawing is not to scale.
2. Dimensions are in millimeters.


Table 73. LQFP100 – 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A			1.60			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
c	0.09		0.2	0.0035		0.0079
D	15.80	16.00	16.2	0.622	0.6299	0.6378
D1	13.80	14.00	14.2	0.5433	0.5512	0.5591
D3		12.00			0.4724	
E	15.80	16.00	16.2	0.622	0.6299	0.6378
E1	13.80	14.00	14.2	0.5433	0.5512	0.5591
E3		12.00			0.4724	
e		0.50			0.0197	
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
k	0°	3.5°	7°	0.0°	3.5°	7.0°
ccc	0.08			0.0031		

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 35. LQFP64 – 10 x 10 mm, 64 pin low-profile quad flat package outline<sup>(1)</sup>

Figure 36. Recommended footprint<sup>(1)(2)</sup>



1. Drawing is not to scale.
2. Dimensions are in millimeters.


Table 74. LQFP64 – 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
c	0.09		0.20	0.0035		0.0079
D		12.00			0.4724	
D1		10.00			0.3937	
E		12.00			0.4724	
E1		10.00			0.3937	
e		0.50			0.0197	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
<b>Number of pins</b>						
N	64					

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 37. LQFP48 – 7 x 7mm, 48-pin low-profile quad flat package outline<sup>(1)</sup>

Figure 38. Recommended footprint<sup>(1)(2)</sup>



1. Drawing is not to scale.
2. Dimensions are in millimeters.

Table 75. LQFP48 – 7 x 7 mm, 48-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>		
	Min	Typ	Max	Min	Typ	Max
A			1.600			0.0630
A1	0.050		0.150	0.0020		0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
c	0.090		0.200	0.0035		0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3		5.500			0.2165	
E	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3		5.500			0.2165	
e		0.500			0.0197	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1		1.000			0.0394	
k	0°	3.5°	7°	0°	3.5°	7°
ccc		0.080			0.0031	

1. Values in inches are converted from mm and rounded to 4 decimal digits.

## 7.2 Thermal characteristics

The maximum chip-junction temperature,  $T_J \text{ max}$ , in degrees Celsius, may be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

Where:

- $T_A \text{ max}$  is the maximum ambient temperature in °C,
- $\Theta_{JA}$  is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D \text{ max}$  is the sum of  $P_{INT \text{ max}}$  and  $P_{I/O \text{ max}}$  ( $P_D \text{ max} = P_{INT \text{ max}} + P_{I/O \text{ max}}$ ),
- $P_{INT \text{ max}}$  is the product of  $I_{DD}$  and  $V_{DD}$ , expressed in Watts. This is the maximum chip internal power.

$P_{I/O \text{ max}}$  represents the maximum power dissipation on output pins where:

$$P_{I/O \text{ max}} = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual  $V_{OL} / I_{OL}$  and  $V_{OH} / I_{OH}$  of the I/Os at low and high level in the application.

**Table 76. Package thermal characteristics**

Symbol	Parameter	Value	Unit
$\Theta_{JA}$	Thermal resistance junction-ambient LQFP 100 - 14 × 14 mm / 0.5 mm pitch	41	°C/W
	Thermal resistance junction-ambient LQFP 64 - 10 × 10 mm / 0.5 mm pitch	45	
	Thermal resistance junction-ambient LQFP 48 - 7 × 7 mm / 0.5 mm pitch	55	

### 7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from [www.jedec.org](http://www.jedec.org).

## 7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in [Table 77: Ordering information scheme](#).

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32F302xx/STM32F303xx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

### Example 1: high-performance application

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 82\text{ °C}$  (measured according to JESD51-2),  
 $I_{DDmax} = 50\text{ mA}$ ,  $V_{DD} = 3.5\text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8\text{ mA}$ ,  $V_{OL} = 0.4\text{ V}$  and maximum 8 I/Os used at the same time in output mode at low level with  $I_{OL} = 20\text{ mA}$ ,  $V_{OL} = 1.3\text{ V}$

$$P_{INTmax} = 50\text{ mA} \times 3.5\text{ V} = 175\text{ mW}$$

$$P_{IOmax} = 20 \times 8\text{ mA} \times 0.4\text{ V} + 8 \times 20\text{ mA} \times 1.3\text{ V} = 272\text{ mW}$$

This gives:  $P_{INTmax} = 175\text{ mW}$  and  $P_{IOmax} = 272\text{ mW}$

$$P_{Dmax} = 175 + 272 = 447\text{ mW}$$

Thus:  $P_{Dmax} = 447\text{ mW}$

Using the values obtained in [Table 76](#)  $T_{Jmax}$  is calculated as follows:

– For LQFP100, TBD °C/W

$$T_{Jmax} = 82\text{ °C} + (45\text{ °C/W} \times 447\text{ mW}) = 82\text{ °C} + 20.1\text{ °C} = 102.1\text{ °C}$$

This is within the range of the suffix 6 version parts ( $-40 < T_J < 105\text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 6 (see [Table 77: Ordering information scheme](#)).

### Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature  $T_J$  remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature  $T_{Amax} = 115\text{ °C}$  (measured according to JESD51-2),  
 $I_{DDmax} = 20\text{ mA}$ ,  $V_{DD} = 3.5\text{ V}$ , maximum 20 I/Os used at the same time in output at low level with  $I_{OL} = 8\text{ mA}$ ,  $V_{OL} = 0.4\text{ V}$

$$P_{INTmax} = 20\text{ mA} \times 3.5\text{ V} = 70\text{ mW}$$

$$P_{IOmax} = 20 \times 8\text{ mA} \times 0.4\text{ V} = 64\text{ mW}$$

This gives:  $P_{INTmax} = 70\text{ mW}$  and  $P_{IOmax} = 64\text{ mW}$ :

$$P_{Dmax} = 70 + 64 = 134\text{ mW}$$

Thus:  $P_{Dmax} = 134\text{ mW}$

Using the values obtained in [Table 76](#)  $T_{Jmax}$  is calculated as follows:


– For LQFP100, 46 °C/W

$$T_{Jmax} = 115\text{ °C} + (46\text{ °C/W} \times 134\text{ mW}) = 115\text{ °C} + 6.2\text{ °C} = 121.2\text{ °C}$$

This is within the range of the suffix 7 version parts ( $-40 < T_J < 125\text{ °C}$ ).

In this case, parts must be ordered at least with the temperature range suffix 7 (see [Table 77: Ordering information scheme](#)).

**Figure 39. LQFP100  $P_D$  max vs.  $T_A$**



## 8 Part numbering

**Table 77. Ordering information scheme**

Example:	STM32	F	302	R	B	T	6	xxx
<b>Device family</b> STM32 = ARM-based 32-bit microcontroller								
<b>Product type</b> F = general-purpose								
<b>Device subfamily</b> 302 = STM32F302xx 303 = STM32F303xx								
<b>Pin count</b> C = 48 pins R = 64 pins V = 100 pins								
<b>Flash memory size</b> B = 128 Kbytes of Flash memory (medium density) C = 256 Kbytes of Flash memory (high density)								
<b>Package</b> T = LQFP								
<b>Temperature range</b> 6 = Industrial temperature range, -40 to 85 °C 7 = Industrial temperature range, -40 to 105 °C								
<b>Options</b> xxx = programmed parts TR = tape and reel								



## 9 Revision history

**Table 78. Document revision history**

Date	Revision	Changes
22-Jun-2012	1	Initial release
07-Sep-2012	2	<p>Modified <a href="#">Features</a> on cover page.</p> <p>Modified <a href="#">Table 2: STM32F30x family device features and peripheral counts</a></p> <p>Added clock tree to <a href="#">Section 3.8: Clocks and startup</a></p> <p>Added <a href="#">Table 7: STM32F30x I2C implementation</a></p> <p>Added <a href="#">Table 8: USART features</a></p> <p>Added <a href="#">Table 9: STM32F30x SPI/I2S implementation</a></p> <p>Modified <a href="#">Table 10: Capacitive sensing GPIOs available on STM32F30x devices</a></p> <p>Modified <a href="#">Figure 5</a>, <a href="#">Figure 6</a> and <a href="#">Figure 7: STM32F302xx/STM32F303xx LQFP100 pinout</a></p> <p>Modified <a href="#">Table 13: STM32F302xx/STM32F303xx pin definitions</a></p> <p>Modified <a href="#">Figure 11: Power supply scheme</a></p> <p>Modified <a href="#">Table 21: Voltage characteristics</a></p> <p>Modified <a href="#">Table 22: Current characteristics</a></p> <p>Modified <a href="#">Table 25: Operating conditions at power-up / power-down</a></p> <p>Added footnote to <a href="#">Table 30: Typical and maximum current consumption from the VDDA supply</a></p> <p>Added footnote to <a href="#">Table 34</a> and <a href="#">Table 35: Typical current consumption in Sleep mode, code running from Flash or RAM</a></p> <p>Removed table “Switching output I/O current consumption” and table “Peripheral current consumption”</p> <p>Added note under <a href="#">Figure 16: Typical application with a 32.768 kHz crystal</a></p> <p>Updated <a href="#">Table 40: HSI oscillator characteristics</a></p> <p>Updated <a href="#">Wakeup time from low-power mode</a> and <a href="#">Table 42: Low-power mode wakeup timings</a></p> <p>Updated <a href="#">Table 44: Flash memory characteristics</a></p> <p>Updated <a href="#">Table 49: Electrical sensitivities</a></p> <p>Updated <a href="#">Table 50: I/O current injection susceptibility</a></p> <p>Updated <a href="#">Table 51: I/O static characteristics</a></p> <p>Updated <a href="#">Table 52: Output voltage characteristics</a></p> <p>Updated <a href="#">Table 54: NRST pin characteristics</a></p> <p>Updated <a href="#">Table 60: SPI characteristics</a></p> <p>Updated <a href="#">Table 61: I2S characteristics</a></p> <p>Corrected LQFP100 in <a href="#">Section 7.2.2: Selecting the product temperature range</a></p>

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)