











OPA1611, OPA1612

SBOS450C - JULY 2009-REVISED AUGUST 2014

OPA161x SoundPlus™ High-Performance, Bipolar-Input Audio Operational Amplifiers

Features

Superior Sound Quality

Ultralow Noise: 1.1 nV/√Hz at 1 kHz

Ultralow Distortion: 0.000015% at 1 kHz

High Slew Rate: 27 V/µs

Wide Bandwidth: 40 MHz (G = +1)High Open-Loop Gain: 130 dB

Unity Gain Stable

Low Quiescent Current: 3.6 mA per Channel

Rail-to-Rail Output

Wide Supply Range: ±2.25 V to ±18 V

Single and Dual Versions Available

Applications

- Professional Audio Equipment
- Microphone Preamplifiers
- Analog and Digital Mixing Consoles
- **Broadcast Studio Equipment**
- Audio Test And Measurement
- High-End A/V Receivers

3 Description

The OPA1611 (single) and OPA1612 (dual) bipolarinput operational amplifiers achieve very low 1.1-nV/√Hz noise density with an ultralow distortion of 0.000015% at 1 kHz. The OPA1611 and OPA1612 offer rail-to-rail output swing to within 600 mV with a 2-kΩ load, which increases headroom and maximizes dynamic range. These devices also have a high output drive capability of ±30 mA.

These devices operate over a very wide supply range of ±2.25 V to ±18 V, on only 3.6 mA of supply current per channel. The OPA1611 and OPA1612 op amps are unity-gain stable and provide excellent dynamic behavior over a wide range of load conditions.


The dual version features completely independent circuitry for lowest crosstalk and freedom from interactions between channels, even when overdriven or overloaded.


Both the OPA1611 and OPA1612 are available in SOIC-8 packages and the OPA1612 is available in SON-8. These devices are specified from -40°C to +85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
OPA1611	SOIC (8)	4.90 mm × 3.91 mm
OPA1612	SOIC (8)	4.90 mm × 3.91 mm
OPA1612	SON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.







Т	al	٦l	e (n	F (C.	n	n	tو	'n	te
	ш		_	_		•	_			, ,	

1	Features 1	8.1 Application Informat	tion	1
2	Applications 1	8.2 Noise Performance		18
3	Description 1	8.3 Total Harmonic Dist	tortion Measurements	17
4	Revision History2	8.4 Capacitive Loads		17
5	Pin Configuration and Functions	8.5 Application Circuit		18
6	Specifications4	9 Power-Supply Recom	nmendations	19
٠	6.1 Absolute Maximum Ratings	10 Layout		20
	6.2 Handling Ratings	10.1 Layout Guidelines		20
	6.3 Recommended Operating Conditions	10.2 Layout Example		20
	6.4 Electrical Characteristics: $V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V } 5$	11 Device and Documer	ntation Support	2°
	6.5 Typical Characteristics	11.1 Documentation Su	ıpport	2
7	Detailed Description	11.2 Related Links		2
•	7.1 Overview	11.3 Trademarks		2º
	7.2 Functional Block Diagram	11.4 Electrostatic Disch	narge Caution	2
	7.3 Feature Description	11.5 Glossary		2 ²
8	Application and Implementation	12 Mechanical, Packagii Information	ng, and Orderable	2
		information		-


4 Revision History


CI	hanges from Revision B (July 2011) to Revision C			
•	Changed format to meet latest data sheet standards; added new sections, and moved existing sections	1		
•	Added SON-8 (DRG) package to data sheet	1		
•	Changed SO to SOIC throughout document to match industry standard term	1		
•	Added front-page curve	1		
•	Added title to block diagram	1		
•	Deleted Package Information table; see package option addendum	3		


Ch	Changes from Revision A (August 2009) to Revision B				
•	Revised Features list items				
•	Updated front-page figure	1			
•	Added max specification for input voltage noise density at f = 1kHz	5			
•	Corrected typo in footnote 1 for Electrical Characteristics	5			
•	Revised Figure 4	7			
•	Updated Figure 7	7			
•	Changed Figure 9	7			
•	Revised Figure 11	7			
•	Corrected typo in Figure 15	8			
•	Updated Figure 29	12			
•	Revised fourth paragraph of <i>Electrincal Overstress</i> section				
•	Revised table in Figure 34	17			



5 Pin Configuration and Functions







DRG Package

- (1) NC denotes no internal connection. Pin can be left floating or connected to any voltage between (V-) and (V+).
- (2) Exposed thermal die pad on underside; connect thermal die pad to V-. Soldering the thermal pad improves heat dissipation and provides specified performance.

Pin Functions

PIN					
NAME		NO.		I/O	DESCRIPTION
NAIVIE	D (OPA1611)	D (OPA1612)	DRG (OPA1612)		
-IN	2	_	_	I	Inverting input
+IN	3	_		I	Noninverting input
−IN A		2	2	I	Inverting input, channel A
+IN A		3	3	I	Noninverting input, channel A
–IN B	_	6	6	I	Inverting input, channel B
+IN B	_	5	5	I	Noninverting input, channel B
NC	1, 5, 8	_	_	_	No internal connection
OUT	6	_	_	0	Output
OUT A		1	1	0	Output, channel A
OUT B	_	7	7	0	Output, channel B
V-	4	4	4	_	Negative (lowest) power supply
V+	7	8	8	_	Positive (highest) power supply

Product Folder Links: OPA1611 OPA1612



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	$V_S = (V+) - (V-)$		40	V
Input voltage		(V-) - 0.5	(V+) + 0.5	V
Input current (all pins except power-supply pins)			±10	mA
Output short-circuit ⁽²⁾		Continuous		
Operating temperature	(T _A)	– 55	+125	°C
Junction temperature	(T _J)		200	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	ge	-65	+150	°C
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-3000	3000	
$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1000	1000	V
		Machine model (MM)	-200	200	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage (V+ – V–)	4.5 (±2.25)	36 (±18)	V
Specified temperature	-40	+85	°C

Product Folder Links: OPA1611 OPA1612

ubinit Documentation Feedback

⁽²⁾ Short-circuit to V_S / 2 (ground in symmetrical dual supply setups), one amplifier per package.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Electrical Characteristics: $V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}$

At $T_A = +25^{\circ}C$ and $R_L = 2 k\Omega$, unless otherwise noted. $V_{CM} = V_{OUT} = midsupply$, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
AUDIO PE	RFORMANCE	'				
TUD N	T 4 11	0 4 (4111)/ 0 //	(0.000015%		
THD+N	Total harmonic distortion + noise	$G = +1, f = 1 \text{ kHz}, V_O = 3 V_{RMS}$		-136		dB
		SMPTE/DIN two-tone, 4:1 (60 Hz and 7 kHz),	(0.000015%		
		$G = +1$, $V_O = 3 V_{RMS}$		-136		dB
11.45	ta t	DIM 30 (3-kHz square wave and 15-kHz sine	(0.000012%		
IMD	Intermodulation distortion	wave), $G = +1$, $V_O = 3 V_{RMS}$		-138		dB
		CCIF twin-tone (19 kHz and 20 kHz), G = +1,	(0.000008%		
		$V_O = 3 V_{RMS}$		-142		dB
FREQUEN	NCY RESPONSE	<u>'</u>				
ODW	0	G = 100		80		MHz
GBW	Gain-bandwidth product	G = 1		40		MHz
SR	Slew rate	G = -1		27		V/µs
	Full-power bandwidth ⁽¹⁾	$V_O = 1 V_{PP}$		4		MHz
	Overload recovery time	G = -10		500		ns
	Channel separation (dual)	f = 1 kHz		-130		dB
NOISE						
	Input voltage noise	f = 20 Hz to 20 kHz		1.2		μV_{PP}
		f = 10 Hz		2		nV/√ Hz
e _n	Input voltage noise density ⁽²⁾	f = 100 Hz		1.5		nV/√ Hz
		f = 1 kHz		1.1	1.5	nV/√ Hz
		f = 10 Hz		3		pA/√ Hz
I _n	Input current noise density	f = 1 kHz		1.7		pA/√ Hz
OFFSET \	/OLTAGE					
V _{OS}	Input offset voltage	V _S = ±15 V		±100	±500	μV
dV _{OS} /dT	V _{OS} over temperature ⁽²⁾	$T_A = -40$ °C to +85°C		1	4	μV/°C
PSRR	Power-supply rejection ratio	V _S = ±2.25 V to ±18 V		0.1	1	μV/V
INPUT BI	AS CURRENT					
	land bin name	V _{CM} = 0 V		±60	±250	nA
l _B	Input bias current	VCM = 0 V, DRG package only		±60	±300	nA
	I _B over temperature ⁽²⁾	$T_A = -40$ °C to +85°C			350	nA
Ios	Input offset current	V _{CM} = 0 V		±25	±175	nA
INPUT VO	LTAGE RANGE		- 			
V _{CM}	Common-mode voltage range		(V-) + 2		(V+) - 2	V
CMRR	Common-mode rejection ratio	$(V-) + 2 V \le V_{CM} \le (V+) - 2 V$	110	120		dB
INPUT IM	PEDANCE		- 			
	Differential			20k 8		Ω pF
	Common-mode			109 2		Ω pF

⁽¹⁾ Full-power bandwidth = SR / $(2\pi \times V_P)$, where SR = slew rate.

Product Folder Links: OPA1611 OPA1612

⁽²⁾ Specified by design and characterization.



Electrical Characteristics: $V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V (continued)}$

At $T_A = +25$ °C and $R_L = 2$ k Ω , unless otherwise noted. $V_{CM} = V_{OUT} =$ midsupply, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPEN-L	OOP GAIN		•			
^	O l	$(V-) + 0.2 \text{ V} \le V_0 \le (V+) - 0.2 \text{ V}, R_L = 10 \text{ k}\Omega$	114	130		dB
A _{OL}	Open-loop voltage gain	$(V-) + 0.6 \text{ V} \le V_0 \le (V+) - 0.6 \text{ V}, R_L = 2 \text{ k}\Omega$	110	114		dB
OUTPUT	Г					
V	Voltogo guitaut	$R_L = 10 \text{ k}\Omega, A_{OL} \ge 114 \text{ dB}$	(V-) + 0.2	((V+) - 0.2	V
V _{OUT}	Voltage output	$R_L = 2 \text{ k}\Omega, A_{OL} \ge 110 \text{ dB}$	(V-) + 0.6	((V+) - 0.6	V
I _{OUT}	Output current		See	Figure 27		mA
Zo	Open-loop output impedance		See	See Figure 28		
	01			+55		mA
I _{SC}	Short-circuit current			-62		mA
C _{LOAD}	Capacitive load drive		See Typic	al Characteris	stics	pF
POWER	SUPPLY					
Vs	Specified voltage		±2.25		±18	V
IQ	Quiescent current (per channel)	I _{OUT} = 0 A		3.6	4.5	mA
	I _Q over Temperature ⁽³⁾	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			5.5	mA
TEMPER	RATURE RANGE					
	Specified range		-40		+85	°C
	Operating range		-55		+125	°C
θ_{JA}	Thermal resistance, SOIC-8			150		°C/W

⁽³⁾ Specified by design and characterization.


Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated



6.5 Typical Characteristics

At T_A = +25°C, V_S = ±15 V, and R_L = 2 k Ω , unless otherwise noted.



Phase 80 120 Gain (dB) 100 60 (degrees) 80 40 60 20 Phase 0 40 20 -20 0 -40100 1k 10k 100k 1M 10M 100M Frequency (Hz)




Figure 5. Gain and Phase vs Frequency


Figure 6. Closed-Loop Gain vs Frequency

10M



Typical Characteristics (continued)






Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated



Typical Characteristics (continued)


At T_A = +25°C, V_S = ±15 V, and R_L = 2 k Ω , unless otherwise noted.



160 Common-Mode Rejection Ratio (dB) Power-Supply Rejection Ratio (dB) 140 120 100 CMRR 80 60 40 20 0 10 100 10M 100M 10k 100k 1M Frequency (Hz)

Figure 13. Channel Separation vs Frequency

Figure 14. CMRR and PSRR vs Frequency (Referred to Input)







Figure 15. Small-Signal Step Response (100 mV)

Figure 16. Small-Signal Step Response (100 mV)






Figure 17. Large-Signal Step Response

Figure 18. Large-Signal Step Response

TEXAS INSTRUMENTS

Typical Characteristics (continued)

At T_A = +25°C, V_S = ±15 V, and R_L = 2 k Ω , unless otherwise noted.





Figure 19. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)

Figure 20. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step)







Figure 21. Open-Loop Gain vs Temperature

Figure 22. I_B and I_{OS} vs Temperature






Figure 24. Quiescent Current vs Temperature


Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated



Typical Characteristics (continued)

At T_A = +25°C, V_S = ±15 V, and R_L = 2 k Ω , unless otherwise noted.







Figure 25. Quiescent Current vs Supply Voltage

Figure 26. Short-Circuit Current vs Temperature






Figure 27. Output Voltage vs Output Current

Figure 28. Open-Loop Output Impedance vs Frequency



7 Detailed Description

7.1 Overview

The OPA161x family of bipolar-input operational amplifiers achieve very low $1.1\text{-nV/}\sqrt{\text{Hz}}$ noise density with an ultralow distortion of 0.000015% at 1 kHz. The rail-to-rail output swing, within 600 mV with a $2\text{-k}\Omega$ load, increases headroom and maximizes dynamic range. These devices also have a high output drive capability of ± 40 mA. The wide supply range of ± 2.25 V to ± 18 V, on only 3.6 mA of supply current per channel, makes them applicable to both 5V systems and 36V audio applications. The OPA1611 and OPA1612 op amps are unity-gain stable and provide excellent dynamic behavior over a wide range of load conditions.

7.2 Functional Block Diagram




Figure 29. OPA1611 Simplified Schematic

7.3 Feature Description

7.3.1 Power Dissipation

The OPA1611 and OPA1612 series op amps are capable of driving $2-k\Omega$ loads with a power-supply voltage up to ± 18 V. Internal power dissipation increases when operating at high supply voltages. Copper leadframe construction used in the OPA1611 and OPA1612 series op amps improves heat dissipation compared to conventional materials. Circuit board layout can also help minimize junction temperature rise. Wide copper traces help dissipate the heat by acting as an additional heat sink. Temperature rise can be further minimized by soldering the devices to the circuit board rather than using a socket.

7.3.2 Electrical Overstress


Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress. These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Submit Documentation Feedback



Feature Description (continued)

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. Figure 30 shows the ESD circuits contained in the OPA161x series (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where they meet at an absorption device internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



(1) $V_{IN} = +V_S + 500 \text{ mV}.$

Figure 30. Equivalent Internal ESD Circuitry and its Relation to a Typical Circuit Application

An ESD event produces a short duration, high-voltage pulse that is transformed into a short duration, highcurrent pulse when discharged through a semiconductor device. The ESD protection circuits are designed to provide a current path around the operational amplifier core to prevent damage to the core. The energy absorbed by the protection circuitry is then dissipated as heat.

When an ESD voltage develops across two or more of the amplifier device pins, current flows through one or more of the steering diodes. Depending on the path that the current takes, the absorption device may activate. The absorption device internal to the OPA1611 triggers when a fast ESD voltage pulse is impressed across the supply pins. Once triggered, the absorption device quickly activates and clamps the ESD pulse to a safe voltage level.

When the operational amplifier connects into a circuit such as the one Figure 30 shows, the ESD protection components are intended to remain inactive and not become involved in the application circuit operation. However, circumstances may arise where an applied voltage exceeds the operating voltage range of a given pin. If this condition occurs, some of the internal ESD protection circuits may possibly be biased on, and conduct current. Any such current flow occurs through steering diode paths and rarely involves the absorption device.

Figure 30 shows a specific example where the input voltage, V_{IN}, exceeds the positive supply voltage (+V_S) by 500 mV or more. Much of what happens in the circuit depends on the supply characteristics. If +V_S can sink the current, one of the upper input steering diodes conducts and directs current to +V_S. Excessively high current levels can flow with increasingly higher V_{IN} . As a result, the datasheet specifications recommend that applications limit the input current to 10 mA.

Copyright © 2009-2014, Texas Instruments Incorporated



Feature Description (continued)

If the supply is not capable of sinking the current, V_{IN} may begin sourcing current to the operational amplifier, and then take over as the source of positive supply voltage. The danger in this case is that the voltage can rise to levels that exceed the operational amplifier absolute maximum ratings. In extreme but rare cases, the absorption device triggers on while $+V_S$ and $-V_S$ are applied. If this event happens, a direct current path is established between the $+V_S$ and $-V_S$ supplies. The power dissipation of the absorption device is quickly exceeded, and the extreme internal heating destroys the operational amplifier.

Another common question involves what happens to the amplifier if an input signal is applied to the input while the power supplies $+V_S$ or $-V_S$ are at 0 V. Again, the result depends on the supply characteristic while at 0 V, or at a level below the input signal amplitude. If the supplies appear as high impedance, then the operational amplifier supply current may be supplied by the input source via the current steering diodes. This state is not a normal bias condition; the amplifier most likely does not operate normally. If the supplies are low impedance, then the current through the steering diodes can become quite high. The current level depends on the ability of the input source to deliver current, and any resistance in the input path.

If there is an uncertainty about the ability of the supply to absorb this current, external zener diodes may be added to the supply pins; see Figure 30. The zener voltage must be selected such that the diode does not turn on during normal operation. However, the zener diode voltage must be low enough so that the zener diode conducts if the supply pin begins to rise above the safe operating supply voltage level.

7.3.3 Operating Voltage

The OPA161x series op amps operate from ± 2.25 -V to ± 18 -V supplies while maintaining excellent performance. The OPA161x series can operate with as little as ± 4.5 V between the supplies and with up to ± 36 V between the supplies. However, some applications do not require equal positive and negative output voltage swing. With the OPA161x series, power-supply voltages do not need to be equal. For example, the positive supply could be set to ± 25 V with the negative supply at ± 5 V.

In all cases, the common-mode voltage must be maintained within the specified range. In addition, key parameters are assured over the specified temperature range of $T_A = -40$ °C to +85°C. Parameters that vary with operating voltage or temperature are shown in the Typical Characteristics.

7.3.4 Input Protection

The input terminals of the OPA1611 and the OPA1612 are protected from excessive differential voltage with back-to-back diodes, as Figure 31 shows. In most circuit applications, the input protection circuitry has no consequence. However, in low-gain or G = +1 circuits, fast ramping input signals can forward bias these diodes because the output of the amplifier cannot respond rapidly enough to the input ramp. This effect is illustrated in Figure 17 of the Typical Characteristics. If the input signal is fast enough to create this forward bias condition, the input signal current must be limited to 10 mA or less. If the input signal current is not inherently limited, an input series resistor ($R_{\rm I}$) or a feedback resistor ($R_{\rm F}$) can be used to limit the signal input current. This input series resistor degrades the low-noise performance of the OPA1611 and is examined in the *Noise Performance* section. Figure 31 shows an example configuration when both current-limiting input and feedback resistors are used.




Figure 31. Pulsed Operation

Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated



8 Application and Implementation

8.1 Application Information

The OPA1611 and OPA1612 are unity-gain stable, precision op amps with very low noise; these devices are also free from output phase reversal. Applications with noisy or high-impedance power supplies require decoupling capacitors close to the device power-supply pins. In most cases, 0.1-µF capacitors are adequate.

8.2 Noise Performance

Figure 32 shows the total circuit noise for varying source impedances with the op amp in a unity-gain configuration (no feedback resistor network, and therefore no additional noise contributions).


The OPA1611 (GBW = 40 MHz, G = +1) is shown with total circuit noise calculated. The op amp itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Therefore, the lowest noise op amp for a given application depends on the source impedance. For low source impedance, current noise is negligible, and voltage noise generally dominates. The low voltage noise of the OPA161x series op amps makes them a good choice for use in applications where the source impedance is less than 1 k Ω .

8.2.1 Detailed Design Procedure

The equation in Figure 32 shows the calculation of the total circuit noise, with these parameters:

- e_n = voltage noise
- I_n = current noise
- R_S = source impedance
- $k = Boltzmann's constant = 1.38 \times 10^{-23} J/K$
- T = temperature in degrees Kelvin (K)

8.2.2 Application Curve



8.2.3 Basic Noise Calculations

Design of low-noise op amp circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the op amp, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. Figure 32 plots this function. The source impedance is usually fixed; consequently, select the op amp and the feedback resistors to minimize the respective contributions to the total noise.

Copyright © 2009–2014, Texas Instruments Incorporated

Submit Documentation Feedback




Noise Performance (continued)

Figure 33 shows both inverting and noninverting op amp circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise.

The current noise of the op amp reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

Noise in Noninverting Gain Configuration




Noise at the output:

$$\begin{split} & E_{O}^{\ 2} = \left[1 + \frac{R_{2}}{R_{1}}\right]^{2} \, e_{n}^{\ 2} + e_{1}^{\ 2} + e_{2}^{\ 2} + (i_{n}R_{2})^{2} + e_{S}^{\ 2} + (i_{n}R_{S})^{2} \left[1 + \frac{R_{2}}{R_{1}}\right]^{2} \end{split}$$
 Where $e_{S} = \sqrt{4kTR_{S}} \times \left[1 + \frac{R_{2}}{R_{1}}\right] = \text{thermal noise of } R_{S}$
$$e_{1} = \sqrt{4kTR_{1}} \times \left[\frac{R_{2}}{R_{1}}\right] = \text{thermal noise of } R_{1}$$

$$e_{2} = \sqrt{4kTR_{2}} = \text{thermal noise of } R_{2}$$

Noise in Inverting Gain Configuration



Noise at the output:

$$\begin{split} E_O^{\ 2} = \left(1 + \frac{R_2}{R_1 + R_S}\right)^2 &\ e_n^{\ 2} + e_1^{\ 2} + e_2^{\ 2} + (i_n R_2)^2 + e_S^{\ 2} \end{split}$$
 Where $e_S = \sqrt{4kTR_S} \times \left(\frac{R_2}{R_1 + R_S}\right) = \text{thermal noise of } R_S$
$$e_1 = \sqrt{4kTR_1} \times \left(\frac{R_2}{R_1 + R_S}\right) = \text{thermal noise of } R_1$$

$$e_2 = \sqrt{4kTR_2} = \text{thermal noise of } R_2$$

For the OPA161x series op amps at 1 kHz, $e_n = 1.1 \text{ nV}/\sqrt{\text{Hz}}$ and $i_n = 1.7 \text{ pA}/\sqrt{\text{Hz}}$.

Figure 33. Noise Calculation in Gain Configurations

Submit Documentation Feedback




8.3 Total Harmonic Distortion Measurements

The OPA161x series op amps have excellent distortion characteristics. THD + noise is below 0.00008% (G = +1, $V_O = 3 V_{RMS}$, BW = 80 kHz) throughout the audio frequency range, 20 Hz to 20 kHz, with a 2-k Ω load (see Figure 7 for characteristic performance).

The distortion produced by OPA1611 series op amps is below the measurement limit of many commercially available distortion analyzers. However, a special test circuit (such as Figure 34 shows) can be used to extend the measurement capabilities.

Op amp distortion can be considered an internal error source that can be referred to the input. Figure 34 shows a circuit that causes the op amp distortion to be 101 times (or approximately 40 dB) greater than that normally produced by the op amp. The addition of R₃ to the otherwise standard noninverting amplifier configuration alters the feedback factor or noise gain of the circuit. The closed-loop gain is unchanged, but the feedback available for error correction is reduced by a factor of 101, thus extending the resolution by 101. Note that the input signal and load applied to the op amp are the same as with conventional feedback without R₃. Keep the value of R₃ small to minimize its effect on the distortion measurements.

Validity of this technique can be verified by duplicating measurements at high gain and/or high frequency where the distortion is within the measurement capability of the test equipment. Measurements for this data sheet were made with an audio precision system two distortion and noise analyzer, which greatly simplifies such repetitive measurements. The measurement technique can, however, be performed with manual distortion measurement instruments.



SIG. GAIN	DIST. GAIN	R ₁	R ₂	R_3
1	101	8	1kΩ	10Ω
-1	101	4.99kΩ	$4.99 k\Omega$	49.9Ω
+10	110	549Ω	$4.99 k\Omega$	49.9Ω

(1) For measurement bandwidth, see Figure 7 through Figure 12.

Figure 34. Distortion Test Circuit

8.4 Capacitive Loads

The dynamic characteristics of the OPA1611 and OPA1612 have been optimized for commonly encountered gains, loads, and operating conditions. The combination of low closed-loop gain and high capacitive loads decreases the phase margin of the amplifier and can lead to gain peaking or oscillations. As a result, heavier capacitive loads must be isolated from the output. The simplest way to achieve this isolation is to add a small resistor (R_S equal to 50 Ω , for example) in series with the output.

This small series resistor also prevents excess power dissipation if the output of the device becomes shorted. Figure 19 and Figure 20 illustrate graphs of *Small-Signal Overshoot vs Capacitive Load* for several values of R_S. Also, refer to Applications Bulletin AB-028, *Feedback Plots Define Op Amp AC Performance* (SBOA015), available for download from the TI web site, for details of analysis techniques and application circuits.

Product Folder Links: OPA1611 OPA1612



8.5 Application Circuit

Figure 35 shows how to use the OPA1611 as an amplifier for professional audio headphones. The circuit shows the left side stereo channel. An identical circuit is used to drive the right side stereo channel.




Figure 35. Audio DAC Post Filter (I/V Converter and Low-Pass Filter)

Submit Documentation Feedback



9 Power-Supply Recommendations

The OPA161x is specified for operation from 4.5 V to 36 V (±2.25 V to ±18 V); many specifications apply from –40°C to +85°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Typical Characteristics* section.

Product Folder Links: OPA1611 OPA1612


10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most-effective
 methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
 A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
 and analog grounds while paying attention to the flow of the ground current. For more detailed information,
 refer to the application report Circuit Board Layout Techniques (SLOA089).
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be keep them separate, crossing the sensitive trace perpendicular as opposed to in parallel with the noisy trace is the preferred method.
- Place the external components as close to the device as possible. As shown in Figure 36, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.

10.2 Layout Example






Figure 36. Operational Amplifier Board Layout for a Noninverting Configuration

Submit Documentation Feedback

Copyright © 2009–2014, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- Feedback Plots Define Op Amp AC Performance, SBOA015
- Circuit Board Layout Techniques, SLOA089

11.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
OPA1611	Click here	Click here	Click here	Click here	Click here	
OPA1612	Click here	Click here	Click here	Click here	Click here	

11.3 Trademarks

SoundPlus is a trademark of Texas Instruments, Inc. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: OPA1611 OPA1612





29-Aug-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
OPA1611AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 1611A	Samples
OPA1611AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 1611A	Samples
OPA1612AID	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 1612A	Samples
OPA1612AIDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 1612A	Samples
OPA1612AIDRGR	ACTIVE	SON	DRG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OVII	Samples
OPA1612AIDRGT	ACTIVE	SON	DRG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OVII	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

29-Aug-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Sep-2014

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA1611AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1612AIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA1612AIDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
OPA1612AIDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 4-Sep-2014



*All dimensions are nominal

7 till dillitoriolorio di o mominidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA1611AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA1612AIDR	SOIC	D	8	2500	367.0	367.0	35.0
OPA1612AIDRGR	SON	DRG	8	3000	367.0	367.0	35.0
OPA1612AIDRGT	SON	DRG	8	250	210.0	185.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.



DRG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Exposed Thermal Pad Dimensions

4206881-2/1 03/15

NOTE: All linear dimensions are in millimeters





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated