

#### **General Description**

The MAX4781/MAX4782/MAX4783 are high-speed, low-voltage, low on-resistance, CMOS analog multiplexers/switches configured as an 8-channel multiplexer (MAX4781), two 4-channel multiplexers (MAX4782), and three single-pole/double-throw (SPDT) switches (MAX4783).

These devices operate with a +1.6V to +3.6V single supply. When powered from a +3V supply, MAX4781/ MAX4782/MAX4783 feature a  $0.7\Omega$  on-resistance (R<sub>ON</sub>), with  $0.3\Omega$  R<sub>ON</sub> matching between channels, and  $0.1\Omega$  Ron flatness. These devices handle rail-to-rail analog signals while consuming less than 3µW of quiescent power. They are available in space-saving 16pin thin QFN (3mm x 3mm) and TSSOP packages.

### **Applications**

Battery-Operated Equipment Audio Signal Routing Low-Voltage Data-Acquisition Systems Communications Circuits


#### **Features**

- On-Resistance
  - $0.7\Omega$  (+3V Supply)  $1.6\Omega$  (+1.8V Supply)
- ♦ On-Resistance Match Between Channels  $0.3\Omega$  (+3V Supply)
- ♦ On-Resistance Flatness  $0.1\Omega$  (+3V Supply)
- ♦ Single-Supply Operation Down to 1.6V
- ♦ High-Current Handling Capacity (150mA Continuous)
- **♦** +1.8V CMOS-Logic Compatible
- ♦ Fast Switching Times: toN = 11ns, toFF = 4ns
- Pin Compatible with Industry-Standard 74HC4051/74HC4052/74HC4053 and MAX4617/MAX4618/MAX4619
- ♦ Available in 3mm x 3mm 16-Pin Thin QFN Packages

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX4781EUE	-40°C to +85°C	16 TSSOP
MAX4781ETE	-40°C to +85°C	16 Thin QFN (3mm x 3mm)
MAX4782EUE	-40°C to +85°C	16 TSSOP
MAX4782ETE	-40°C to +85°C	16 Thin QFN (3mm x 3mm)
MAX4783EUE	-40°C to +85°C	16 TSSOP
MAX4783ETE	-40°C to +85°C	16 Thin QFN (3mm x 3mm)

## Pin Configurations/Functional Diagrams



Maxim Integrated Products 1

#### **ABSOLUTE MAXIMUM RATINGS**

Voltages Referenced to GND VCC, A, B, C, and ENABLE0.3V to +4.6V Voltage at Any Other Terminal	Continuous P 16-Pin Thin 16-Pin TSS
(Note 1)0.3V to (V <sub>CC</sub> + 0.3V)	Operating Te
Continuous Current into A, B, C, ENABLE±10mA	Junction Tem
Continuous Current into X, Y, Z, X_, Y_, Z±150mA	Storage Temp
Peak Current into X, Y, Z, X_, Y_, Z_	Lead Temper
(pulsed at 1ms, 10% duty cycle)±300mA	·

Continuous Power Dissipation	
16-Pin Thin QFN (derate 16.9mW/°C above +70°C)	1349mW
16-Pin TSSOP (derate 5.7mW/°C above +70°C)	457mW
Operating Temperature Range40°C	C to +85°C
Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** Signals on X, Y, Z, X\_, and Z\_ exceeding V<sub>CC</sub> or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V_{CC} = +2.7V \text{ to } +3.6V, \text{ GND} = 0, V_{IH} = 1.4V, V_{IL} = 0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C.}$ ) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH				•			
Analog Signal Range	V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> , V <sub>X</sub> _, V <sub>Y</sub> _, V <sub>Z</sub> _			0		Vcc	V
On-Resistance (Note 4)	Ron	V <sub>CC</sub> = +2.7V; I <sub>X</sub> _, I <sub>Y</sub> _, I <sub>Z</sub> _ = 100mA; V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 1.7V	+25°C T <sub>MIN</sub> to T <sub>MAX</sub>		0.7	1.2	Ω
On-Resistance Match	AD.	V <sub>CC</sub> = +2.7V;   <sub>X</sub> ,   <sub>Y</sub> ,   <sub>Z</sub> =	+25°C		0.3	0.4	
Between Channels (Notes 4, 5)	ΔR <sub>ON</sub>	100mA; $V_X$ , $V_Y$ , $V_Z = 1.7V$	T <sub>MIN</sub> to T <sub>MAX</sub>			0.6	Ω
On-Resistance Flatness	RFLAT(ON)	V <sub>CC</sub> = +2.7V; I <sub>X</sub> , I <sub>Y</sub> , I <sub>Z</sub> = 100mA; V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 0, 0.7V,	+25°C		0.1	0.2	Ω
(Note 6)	TIFLAT(ON)	1.7V	T <sub>MIN</sub> to T <sub>MAX</sub>			0.2	52
X_, Y_, Z_	IX_(OFF) IY (OFF)	$V_{CC} = +3.6V;$ $V_{X}$ , $V_{Y}$ , $V_{Z}$ = 3.3V, 0.3V; $V_{X}$ ,	+25°C	-2	0.002	+2	nA
Off-Leakage Current	IZ_(OFF)	V <sub>Z</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 0.3V, 0.3V, V <sub>X</sub> , V <sub>Y</sub> , V <sub>Z</sub> = 0.3V, 3.3V	T <sub>MIN</sub> to T <sub>MAX</sub>	-7		+7	11/ (
X Off-Leakage Current	I <sub>X(OFF)</sub>	$V_{CC} = +3.6V;$ $V_{X} = 3.3V, 0.3V;$	+25°C	-2	0.002	+2	nA
(MAX4781 Only)	1,4(011)	V <sub>X</sub> = 0.3V, 3.3V	T <sub>MIN</sub> to T <sub>MAX</sub>	-50		+50	15,
X On-Leakage Current	lx(on)	$V_{CC} = +3.6V$ $V_{X} = 0.3V, 3.3V;$	+25°C	-2	0.002	+2	nA
(MAX4781 Only)	1X(ON)	$V_{X_{-}} = 0.3V$ , 3.3V or floating	T <sub>MIN</sub> to T <sub>MAX</sub>	-50		+50	11/ (
X, Y, Z Off-Leakage Current	IX(OFF)	V <sub>CC</sub> = +3.6V;	+25°C	-2	0.002	+2	- A
(MAX4782/MAX4783 Only)	ly(OFF) lz(OFF)	$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3.3V, 0.3V; V_{X_{+}}, V_{Y_{+}}, V_{Z_{-}} = 0.3V, 3.3V$	T <sub>MIN</sub> to T <sub>MAX</sub>	-25		+25	nA
X, Y, Z On-Leakage Current	IX(ON)	V <sub>CC</sub> = +3.6V;	+25°C	-2	0.002	+2	^
(MAX4782/MAX4783 Only)	l <sub>Y(ON)</sub> l <sub>Z(ON)</sub>	$V_X$ , $V_Y$ , $V_Z = 0.3V$ , 3.3V; $V_X$ , $V_Y$ , $V_Z = 0.3V$ , 3.3V or floating	T <sub>MIN</sub> to T <sub>MAX</sub>	-25		+25	nA

### **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**

 $(V_{CC} = +2.7V \text{ to } +3.6V, \text{ GND} = 0, V_{IH} = 1.4V, V_{IL} = 0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}\text{C.}$ ) (Notes 2, 3)

PARAMETER	SYMBOL	CONDIT	IONS	TA	MIN	TYP	MAX	UNITS
SWITCH DYNAMIC CHARACT	ERISTICS							
Turn On Time		Vx_, Vy_, Vz_ = 1.5	$5V; R_L = 50\Omega;$	+25°C		11	25	
Turn-On Time	ton	$C_L = 35pF$ ; Figure		T <sub>MIN</sub> to T <sub>MAX</sub>			27	ns
Turn-Off Time	torr	Vx_, Vy_, Vz_ = 1.5	$5V; R_L = 50\Omega;$	+25°C		4	15	ns
Turn-Oil Time	toff	$C_L = 35pF$ ; Figure	e 1	T <sub>MIN</sub> to T <sub>MAX</sub>			20	115
Address Transition Time	ttrans	$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 1.5$	$\delta V$ ; $R_L = 50\Omega$ ;	+25°C		11	25	ns
Address Hanshoff Fifte	TRANS	$C_L = 35pF$ ; Figure	e 2	T <sub>MIN</sub> to T <sub>MAX</sub>			27	113
Break-Before-Make Time	tввм	Vx_, Vy_, Vz_ = 1.5		+25°C		18		ns
(Note 7)	, DDIVI	$C_L = 35pF$ ; Figure	e 3	T <sub>MIN</sub> to T <sub>MAX</sub>	2			110
Charge Injection	Q	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = Figure 4	$0, C_L = 1nF,$	+25°C		-110		рС
Input Off-Capacitance	CX_(OFF), CY_(OFF), CZ_(OFF)	f = 1MHz, Figure 6		+25°C		38		pF
	Cx(OFF),		MAX4781			310		
Output Off-Capacitance	Cy(OFF),	f = 1MHz, Figure 6	MAX4782	+25°C		158		рF
	C <sub>Z(OFF)</sub>	I igule 0	MAX4783			75		
	C <sub>X(ON)</sub>	£ 4NU  -	MAX4781			380		
Output On-Capacitance	C <sub>Y(ON)</sub>	f = 1MHz, Figure 6	MAX4782	+25°C		224		рF
	C <sub>Z(ON)</sub>	1 igui o o	MAX4783			140		
Off-Isolation (Note 8)	VISO	$R_L = 50\Omega$ , $C_L =$	f = 10MHz			-75		dB
Cir iodiation (Note o)	V130	35pF, Figure 5	f = 1MHz			-90		GB.
Channel-to-Channel Crosstalk	VCT	$R_L = 50\Omega$ , $C_L =$	f = 10MHz			-65		dB
(Note 9)		35pF, Figure 5	f = 1MHz			-80		
Total Harmonic Distortion	THD	f = 20Hz to $20kH$	z, 0.5V <sub>P-P</sub> , R <sub>L</sub>	= 32Ω		0.045		%
DIGITAL I/O		ı			1			Т
Input Logic High	VIH			T <sub>MIN</sub> to T <sub>MAX</sub>	1.4			V
Input Logic Low	V <sub>IL</sub>			T <sub>MIN</sub> to T <sub>MAX</sub>			0.5	V
Input Leakage Current	I <sub>IN</sub> _	$V_A$ , $V_B$ , $V_C = V_{\overline{EN}}$ 3.6V	IABLE = 0 or	T <sub>MIN</sub> to T <sub>MAX</sub>	-1	0.0005	+1	μΑ
POWER SUPPLY								
Power-Supply Range	V <sub>C</sub> C				+1.6		+3.6	V
Positive Supply Current	Icc	V <sub>CC</sub> = 3.6V; V <sub>A</sub> , V <sub>ENABLE</sub> = 3.6V					1	μΑ

### **ELECTRICAL CHARACTERISTICS—Single +1.8V Supply**


 $(V_{CC} = +1.8V, GND = 0, V_{IH} = 1V, V_{IL} = 0.4V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25^{\circ}C.$ ) (Notes 2, 3)


PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	Vx_, Vy_, Vz_, Vx, Vy, Vz			0		Vcc	٧
On-Resistance (Note 4)	Ron	100 1101, 1/2, 1/2, 1/2			1.6	2.5	Ω
, , ,		$V_X$ , $V_Y$ , $V_Z = 1.0V$	T <sub>MIN</sub> to T <sub>MAX</sub>			3.5	
On-Resistance Match Between Channels (Notes 4, 5)	ΔRon	$V_{CC} = 1.8V; I_{X_{-}}, I_{Y_{-}}, I_{Z_{-}} = 10mA;$ $V_{X_{+}}, V_{Y_{+}}, V_{Z_{-}} = 1.0V$	+25°C T <sub>MIN</sub> to T <sub>MAX</sub>		0.3	0.4	Ω
SWITCH DYNAMIC CHARACTE	RISTICS	1 17, 17, 12	TIVIII TO TIVIAX			0.0	I
		$V_X$ , $V_Y$ , $V_Z$ = 1.0V; $R_L$ = 50 $\Omega$ ;	+25°C		17	30	
Turn-On Time	ton	C <sub>L</sub> = 35pF; Figure 1	T <sub>MIN</sub> to T <sub>MAX</sub>			32	ns
Turn Off Time a		$V_X$ , $V_Y$ , $V_Z = 1.0V$ ; $R_L = 50\Omega$ ;	+25°C		8	20	
Turn-Off Time	toff	$C_L = 35pF$ ; Figure 1	T <sub>MIN</sub> to T <sub>MAX</sub>			22	ns
Address Transition Time	t==	$V_{X}, V_{Y}, V_{Z} = 1.0V; R_L = 50\Omega;$	+25°C		17	30	20
Address Transition Time	ttrans	C <sub>L</sub> = 35pF; Figure 2	T <sub>MIN</sub> to T <sub>MAX</sub>			32	ns
Break-Before-Make Time	t <sub>BBM</sub>	$V_{X}, V_{Y}, V_{Z} = 1V; R_L = 50\Omega;$	+25°C		26		ns
(Note 7)	rBBIM	C <sub>L</sub> = 35pF; Figure 3	$T_{\mbox{\scriptsize MIN}}$ to $T_{\mbox{\scriptsize MAX}}$	1			115
Charge Injection	Q	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0, C <sub>L</sub> = 1nF, Figure 4	+25°C		-40		рС
DIGITAL I/O							
Input Logic High	VIH		T <sub>MIN</sub> to T <sub>MAX</sub>	1			V
Input Logic Low	V <sub>IL</sub>		T <sub>MIN</sub> to T <sub>MAX</sub>			0.4	V
Input Leakage Current	I <sub>IN</sub> _	$V_A$ , $V_B$ , $V_C = V_{\overline{ENABLE}} = 0$ or 3.6V	T <sub>MIN</sub> to T <sub>MAX</sub>	-1	0.000	+1	μΑ
POWER SUPPLY							
Power-Supply Range	V <sub>C</sub> C			1.6		3.6	V
Positive Supply Current	Icc	V <sub>CC</sub> = 3.6V; V <sub>A</sub> , V <sub>B</sub> , V <sub>C</sub> , V <sub>ENABLE</sub> = 0 or 3.6V				1	μА


- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- **Note 3:** Devices are tested at maximum hot temperature and are guaranteed by design and correlation at T<sub>A</sub> = +25°C and -40°C specifications.
- Note 4:  $R_{ON}$  and  $\Delta R_{ON}$  matching specifications for thin QFN-packaged parts are guaranteed by design.
- **Note 5:**  $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$ .
- **Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 7: Guaranteed by design; not production tested.
- **Note 8:** Off-isolation = 20log10(V<sub>COM\_</sub> / V<sub>NO</sub>), V<sub>COM\_</sub> = output, V<sub>NO</sub> = input to off switch.
- Note 9: Between any two channels.


### **Typical Operating Characteristics**


(GND = 0,  $T_A = +25$ °C, unless otherwise noted.)






















### \_Typical Operating Characteristics (continued)

(GND = 0,  $T_A = +25$ °C, unless otherwise noted.)





## \_MAX4781 Pin Description

Р	IN	NAME	FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
3	1	Χ	Analog Switch Output
6	4	ENABLE	Digital Enable Input. Normally connect to GND. Drive to logic high to set all switches off.
7	5	N.C.	No Connection. Not internally connected.
8	6	GND	Ground
9	7	С	Digital Address C Input
10	8	В	Digital Address B Input
11	9	А	Digital Address A Input
13, 14, 15, 12, 1, 5, 2, 4	11, 12, 13, 10, 15, 3, 16, 2	X0-X7	Analog Switch Inputs X0–X7
16	14	Vcc	Positive Analog and Digital Supply Voltage Input
_	EP	PAD	Exposed Pad. Connect to GND.

NIXLN ......

## **MAX4782 Pin Description**

P	IN	NAME	FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
1, 5, 2, 4	15, 3, 16, 2	Y0-Y3	Analog Switch Y Inputs Y0–Y3
3	1	Υ	Analog Switch Y Output
6	4	ENABLE	Digital Enable Input. Normally connect to GND. Drive to logic high to set all switches off.
7	5	N.C.	No Connection. Not internally connected.
8	6	GND	Ground
9	7	В	Digital Address B Input
10	8	А	Digital Address A Input
12, 14, 15, 11	10, 12, 13, 9	X0-X3	Analog Switch X Inputs X0–X3
13	11	X	Analog Switch X Output
16	14	V <sub>CC</sub>	Positive Analog and Digital Supply Voltage Input

## MAX4783 Pin Description

P	IN	NAME	FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
1	15	Y1	Analog Switch Y Normally Open Input
2	16	Y0	Analog Switch Y Normally Closed Input
3	1	Z1	Analog Switch Z Normally Open Input
4	2	Z	Analog Switch Z Output
5	3	Z0	Analog Switch Z Normally Closed Input
6	4	ENABLE	Digital Enable Input. Normally connect to GND. Drive to logic high to set all switches off.
7	5	N.C.	No Connection. Not internally connected.
8	6	GND	Ground
9	7	С	Digital Address C Input
10	8	В	Digital Address B Input
11	9	А	Digital Address A Input
12	10	X0	Analog Switch X Normally Closed Input
13	11	X1	Analog Switch X Normally Open Input
14	12	X	Analog Switch X Output
15	13	Υ	Analog Switch Y Output
16	14	Vcc	Positive Analog and Digital Supply Voltage Input

### **Applications Information**

#### **Power-Supply Considerations**

#### Overview

The MAX4781/MAX4782/MAX4783 construction is typical of most CMOS analog switches. There are two supply inputs:  $V_{CC}$  and GND.  $V_{CC}$  and GND drive the internal CMOS switches and set the limits of the analog voltage on any switch. Internal reverse ESD-protection diodes are connected between each analog signal input and both  $V_{CC}$  and GND. If any analog signal exceeds  $V_{CC}$  or GND, one of these diodes conducts. During normal operation, these and other reverse-biased ESD diodes leak, forming the only current drawn from  $V_{CC}$  or GND.

Virtually all the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal input are identical and therefore fairly well balanced, they are reverse-biased differently. Each diode is biased by either VCC or GND and the analog signal. Their leakages vary as the signal varies. The difference in the two diodes' leakages to VCC and GND constitutes the analog-signal-path leakage current. All analog leakage current flows between each input and one of the supply terminals, not to the other switch terminal. Both sides of a given switch can show leakage currents of either the same or opposite polarity.

VCC and GND power the internal logic and set the input logic limits. Logic inputs have ESD-protection diodes to ground.

#### **Power Supply**

The MAX4781/MAX4782/MAX4783 operate from a single supply between +1.6V and +3.6V. Switch on-resistance increases as the supply voltage is lowered.

#### **High-Frequency Performance**

In  $50\Omega$  systems, signal response is reasonably flat up to 50MHz (see the *Typical Operating Characteristics*). Above 20MHz, the on-response has several minor peaks that are highly layout dependent. In the off state, the switch acts like a capacitor and passes higher frequencies with less attenuation. At 10MHz, off-isolation is approximately -50dB in  $50\Omega$  systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedance also degrades off-isolation. Adjacent channel attenuation is approximately 3dB above that of a bare IC socket and is entirely because of capacitive coupling.

#### **Pin Nomenclature**

The MAX4781/MAX4782/MAX4783 are pin compatible with the industry-standard 74HC4051/74HC4052/ 74HC4053 and the MAX4617/MAX4618/MAX4619. In single-supply applications, they function identically and have identical logic diagrams, although these parts differ electrically. The pin designations and logic diagrams in this data sheet conform to the original 1972 specifications published by RCA for the CD4051/ CD4052/CD4053. These designations differ from the standard Maxim switch and mux designations found on other Maxim data sheets such as the MAX4051/ MAX4052/MAX4053. Designers who are more comfortable with Maxim's standard designations are advised that the pin designations and logic diagrams on the MAX4051/MAX4052/MAX4053 data sheet can be applied to the MAX4781/MAX4782/MAX4783.

**Table 1. Truth Table/Switch Programming** 

ENABLE		SELECT INPUT			ON SWITCHES	
INPUT	C*	В	Α	MAX4781	MAX4782	MAX4783
Н	✓	1	1	All switches open	All switches open	All switches open
L	L	L	L	X-X0	X-X0 Y-Y0	X-X0 Y-Y0 Z-Z0
L	L	L	Н	X-X1	X-X1 Y-Y1	X-X1 Y-Y0 Z-Z0
L	L	Н	L	X-X2	X-X2 Y-Y2	X-X0 Y-Y1 Z-Z0
L	L	Н	Н	X-X3	X-X3 Y-Y3	X-X1 Y-Y1 Z-Z0
L	Н	L	L	X-X4	X-X0 Y-Y0	X-X0 Y-Y0 Z-Z1
L	н	L	Н	X-X5	X-X1 Y-Y1	X-X1 Y-Y0 Z-Z1
L	Н	Н	L	X-X6	X-X2 Y-Y2	X-X0 Y-Y1 Z-Z1
L	н	Н	Н	X-X7	X-X3 Y-Y3	X-X1 Y-Y1 Z-Z1

<sup>✓ =</sup> Don't care.

**Note:** Input and output pins are identical and interchangeable. Either can be considered an input or output. Signals pass equally well in either direction.

<sup>\*</sup>Not present on MAX4782.

### **Test Circuits/Timing Diagrams**




Figure 1. Enable Switching Times

## Test Circuits/Timing Diagrams (continued)




Figure 2. Address Transition Times

### Test Circuits/Timing Diagrams (continued)




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

### Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation, On-Loss, and Crosstalk





Figure 6. Capacitance

\_Chip Information


TRANSISTOR COUNT: 659 PROCESS: CMOS

### Pin Configurations/Functional Diagrams (continued)




### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



PKG		12L 3x3			16L 3x3		1		_								
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	1			EXF	POSE	D PAI	VAR	IATIC	NS		
Α	0.70	0.75	0.80	0.70	0.75	0.80	1	PKG.		D2			E2				DOWN
b	0.20	0.25	0.30	0.20	0.25	0.30	1	CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	BONDS ALLOWE
D	2.90	3.00	3.10	2.90	3.00	3.10	]	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-1	NO
Е	2.90	3.00	3.10	2.90	3.00	3.10		T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-1	YES
е		0.50 BSC			0.50 BSC		]	T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	NO
L	0.45	0.55	0.65	0.30	0.40	0.50	1	T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	YES
N		12			16		1	T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45∞	WEED-2	N/A
ND		3			4		1	T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	NO
NE		3			4		1										•
A1	0	0.02	0.05	0	0.02	0.05	1										
A2		0.20 REF	_		0.20 REF		1										
k	0.25		-	0.25	-		J										
							ME Y14.5N										
DIME ALL I N IS THE JESE WITH MARI	THE TO TERMIN 95-1 S IN THE KED FE	SIONS AF TAL NUM NAL #1 IE PP-012. ZONE IN ATURE.	RE IN MI MBER O DENTIFI DETAIL NDICAT	F TERM F TERM ER AND S OF TI ED. THE	ERS. AN IINALS. TERMIN ERMINAL TERMIN	GLES AF IAL NUMI _#1 IDEN NAL #1 ID	BERING C ITIFIER AI DENTIFIER	CONVENTION RE OPTIONAL R MAY BE EIT	L, BUT I	MUST E	BE LOC	ATED	um.				
DIME ALL I N IS THE JESC WITH MARI	THE TO TERMIN 95-1 S IN THE KED FE NSION	SIONS AF TAL NUM NAL #1 IE PP-012. ZONE IN ATURE.	RE IN MI MBER O DENTIFI DETAIL NDICAT	F TERM F TERM ER AND S OF TI ED. THE	ERS. AN IINALS. TERMIN ERMINAL TERMIN	GLES AF IAL NUMI _#1 IDEN NAL #1 ID	BERING C ITIFIER AI DENTIFIER	CONVENTION RE OPTIONAL	L, BUT I	MUST E	BE LOC	ATED	ım				
DIME ALL I N IS THE JESD WITH MARI DIME FROI ND A	THE TO TERMIN 95-1 S IN THE KED FE NSION M TERM	SIONS AF TAL NUM NAL #1 IE PP-012. ZONE IN ATURE. b APPLII MINAL TIF	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO N	ILLIMET IF TERM ER AND IS OF THE ED. THE METALL NUMBE	ERS. AN IINALS. TERMIN ERMINAL TERMIN TERMIN	GLES AF IAL NUMI _ #1 IDEN NAL #1 ID	BERING C ITIFIER AL DENTIFIER AND IS ME	CONVENTION RE OPTIONAL R MAY BE EIT	L, BUT I HER A I	MUST E MOLD (	BE LOC OR nm AND	0.25 n	ım				
DIME ALL I N IS THE JESE WITH MARI DIME FROI ND A	DIMENS THE TO TERMIN 95-1 S IN THE KED FE NSION M TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 IE SPP-012. ZONE IF ATURE. b APPLII MINAL TIF REFER TON IS F	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO M P.	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE E IN A	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TER R OF TE	GLES AF  IAL NUMI _ #1 IDEN NAL #1 ID  RMINAL #  RMINAL F	BERING C STIFIER AF DENTIFIER AND IS ME S ON EAC ASHION.	CONVENTION RE OPTIONAL R MAY BE EIT EASURED BE	L, BUT I HER A I TWEEN IDE RES	MUST E MOLD ( I 0.20 m SPECTI	BE LOC OR nm AND	0.25 n	ım				
DIME ALL I N IS THE JESE WITH MARI DIME FROI ND A DEPC COPI	DIMENS FHE TO FERMIN 95-1 S IN THE KED FE NSION M TERM ND NE DPULAT ANARI	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO MO P. TO THE POSSIBI LIES TO	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF  IAL NUMI _ #1 IDEN NAL #1 ID  RMINAL #  RMINAL F	BERING C STIFIER AND DENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EIT EASURED BE	L, BUT I HER A I TWEEN IDE RES	MUST E MOLD ( I 0.20 m SPECTI	BE LOC OR nm AND	0.25 n	ım				
DIME ALL I N IS THE JESE WITH MARI DIME FROI ND A DEPC COPI	DIMENS FHE TO FERMIN 95-1 S IN THE KED FE NSION M TERM ND NE DPULAT ANARI	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO MO P. TO THE POSSIBI LIES TO	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF  JAL NUMI  "#1 IDEN  NAL #1 IE  RMINAL A  RMINAL F  TRICAL F  HEAT SII	BERING C STIFIER AND DENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EIT EASURED BE	L, BUT I HER A I TWEEN IDE RES	MUST E MOLD ( I 0.20 m SPECTI	BE LOC OR nm AND	0.25 n					
DIME ALL I N IS THE JESE WITH MARI DIME FROI ND A DEPC COPI	DIMENS FHE TO FERMIN 95-1 S IN THE KED FE NSION M TERM ND NE DPULAT ANARI	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO MO P. TO THE POSSIBI LIES TO	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF  JAL NUMI  "#1 IDEN  NAL #1 IE  RMINAL A  RMINAL F  TRICAL F  HEAT SII	BERING C STIFIER AND DENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EIT EASURED BE	L, BUT I HER A I TWEEN IDE RES	MUST E MOLD ( I 0.20 m SPECTI	BE LOC OR nm AND	0.25 n			LAS DUCTOR	VI /	<b>1</b> X
DIME ALL I N IS THE JESE WITH MARI DIME FROI ND A DEPC COPI	DIMENS FHE TO FERMIN 95-1 S IN THE KED FE NSION M TERM ND NE DPULAT ANARI	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO MO P. TO THE POSSIBI LIES TO	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF  JAL NUMI  "#1 IDEN  NAL #1 IE  RMINAL A  RMINAL F  TRICAL F  HEAT SII	BERING C STIFIER AND DENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EIT EASURED BE	L, BUT I HER A I TWEEN IDE RES	MUST E MOLD ( I 0.20 m SPECTI	BE LOC OR nm AND	0.25 n		PACK/	AGE OUTLINE	E	
DIME ALL I N IS THE JESD WITH MARI DIME FROI ND A DEPO COPI	DIMENS FHE TO FERMIN 95-1 S IN THE KED FE NSION M TERM ND NE DPULAT ANARI	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN MI MBER O DENTIFI DETAIL NDICAT ES TO MO P. TO THE POSSIBI LIES TO	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF  JAL NUMI  "#1 IDEN  NAL #1 IE  RMINAL A  RMINAL F  TRICAL F  HEAT SII	BERING C STIFIER AND DENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EIT EASURED BE	L, BUT I HER A I TWEEN IDE RES	MUST E MOLD ( I 0.20 m SPECTI	BE LOC OR nm AND	0.25 n		PACK/ 12, 16l	AGE OUTLINE THIN QFN,	E	m

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Maxim Integrated:

MAX4782ETE+T MAX4782ETE+ MAX4782EUE+ MAX4782EUE+T MAX4782EGE+ MAX4782EGE+T