











SLAS623A - NOVEMBER 2008-REVISED NOVEMBER 2016

**TAS5342A** 

# TAS5342A 100-W Stereo Digital Amplifier Power Stage

#### **Features**

- Total Power Output (Bridge Tied Load)
  - 2 x 100 W at 10% THD+N Into 4  $\Omega$
  - 2 x 80 W at 10% THD+N Into 6 Ω
  - 2 x 65 W at 10% THD+N Into 8 Ω
- Total Power Output (Single Ended)
  - $-4 \times 40$  W at 10% THD+N Into 3  $\Omega$
  - $-4 \times 30$  W at 10% THD+N Into 4  $\Omega$
- Total Power Output (Parallel Mode)
  - 1 x 200 W at 10% THD+N Into 2  $\Omega$
  - 1 x 160 W at 10% THD+N Into 3  $\Omega$
- >110 dB SNR (A-Weighted With TAS5518 Modulator)
- <0.1% THD+N (1 W, 1 kHz)
- Supports PWM Frame Rates of 192 kHz to 432 kHz
- Resistor-Programmable Current Limit
- Integrated Self-Protection Circuitry, Including:
  - Under Voltage Protection
  - Overtemperature Warning and Error
  - Overload Protection
  - Short-Circuit Protection
  - PWM Activity Detector
- Standalone Protection Recovery
- Power-On Reset (POR) to Eliminate System Power-Supply Sequencing
- High-Efficiency Power Stage (>90%) With 80-mΩ Output MOSFETs
- Thermally Enhanced Package 44-Pin HTSSOP (DDV)
- Error Reporting, 3.3-V and 5-V Compliant
- EMI Compliant When Used With Recommended System Design

## **Applications**

- Mini/Micro Audio System
- **DVD** Receiver
- Home Theater

## 3 Description

The TAS5342A is a high-performance, integrated stereo digital amplifier power stage designed to drive a  $4-\Omega$  bridge-tied load (BTL) at up to 100 W per channel with low-harmonic distortion, low-integrated noise, and low-idle current.

The TAS5342A has a complete protection system integrated on-chip, safeguarding the device against a wide range of fault conditions that could damage the system. These protection features are short-circuit protection, over-current protection, under voltage protection, over temperature protection, and a loss of PWM signal (PWM activity detector).


A power-on-reset (POR) circuit is used to eliminate power-supply sequencing that is required for most power-stage designs.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TAS5342A	HTSSOP (44)	14.00 mm × 6.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## **BTL Output Power vs Supply Voltage**





## **Table of Contents**

1	Features 1	7.3 Feature Description	13
2	Applications 1	7.4 Device Functional Modes	
3	Description 1	8 Application and Implementation	18
4	Revision History2	8.1 Application Information	18
5	Pin Configuration and Functions	8.2 Typical Applications	18
6	Specifications4	8.3 Systems Examples	28
U	6.1 Absolute Maximum Ratings	9 Power Supply Recommendations	29
	6.2 ESD Ratings	10 Layout	30
	6.3 Recommended Operating Conditions	10.1 Layout Guidelines	30
	6.4 Thermal Information	10.2 Layout Example	31
	6.5 Electrical Characteristics 6	11 Device and Documentation Support	32
	6.6 Audio Specifications (BTL)	11.1 Documentation Support	
	6.7 Audio Specifications (Single-Ended Output) 7	11.2 Receiving Notification of Documentation Update	es <mark>32</mark>
	6.8 Audio Specifications (PBTL)	11.3 Community Resources	32
	6.9 Typical Characteristics8	11.4 Trademarks	32
7	Detailed Description 12	11.5 Electrostatic Discharge Caution	32
-	7.1 Overview	11.6 Glossary	32
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable Information	32

## 4 Revision History

## Changes from Original (November 2008) to Revision A


**Page** 

- Deleted the Ordering Information table; see the POA at the end of the datasheet.
   Added the Thermal Information table



# 5 Pin Configuration and Functions

#### DDV Package 44-Pin HTTSOP Top View



#### **Pin Functions**

P	IN	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
AGND	11	Р	Analog ground
BST_A	43	Р	Bootstrap pin, A-Side
BST_B	34	Р	Bootstrap pin, B-Side
BST_C	33	Р	Bootstrap pin, C-Side
BST_D	24	Р	Bootstrap pin, D-Side
GND	10	Р	Ground
GND_A	38	Р	Power ground for half-bridge A
GND_B	37	Р	Power ground for half-bridge B
GND_C	30	Р	Power ground for half-bridge C
GND_D	29	Р	Power ground for half-bridge D
GVDD_A	44	Р	Gate-drive voltage supply; A-Side
GVDD_B	1	Р	Gate-drive voltage supply; B-Side
GVDD_C	22	Р	Gate-drive voltage supply; C-Side
GVDD_D	23	Р	Gate-drive voltage supply; D-Side
M1	15	I	Mode selection pin (LSB)
M2	14	1	Mode selection pin
М3	13	1	Mode selection pin (MSB)
NC	3, 4, 19, 20, 25, 42	1	No connect. Pins may be grounded.
OC_ADJ	9	0	Analog overcurrent programming pin
OTW	2	0	Overtemperature warning signal, open-drain, active-low
OUT_A	39	0	Output, half-bridge A
OUT_B	36	0	Output, half-bridge B



## Pin Functions (continued)

PI	IN	1/0	DECODINE
NAME	NO.	I/O	DESCRIPTION
OUT_C	31	0	Output, half-bridge C
OUT_D	28	0	Output, half-bridge D
PVDD_A	40, 41	Р	Power supply input for half-bridge A
PVDD_B	35	Р	Power supply input for half-bridge B
PVDD_C	32	Р	Power supply input for half-bridge C
PVDD_D	26, 27	Р	Power supply input for half-bridge D
PWM_A	6	I	PWM Input signal for half-bridge A
PWM_B	8	Ι	PWM Input signal for half-bridge B
PWM_C	16	I	PWM Input signal for half-bridge C
PWM_D	18	Ι	PWM Input signal for half-bridge D
RESET_AB	7	Ι	Reset signal for half-bridge A and half-bridge B, active-low
RESET_CD	17	_	Reset signal for half-bridge C and half-bridge D, active-low
SD	5	0	Shutdown signal, open-drain, active-low
VDD	21	Р	Input power supply
VREG	12	Р	Internal voltage regulator

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating free-air temperature range unless otherwise noted (1)

	MIN	MAX	UNIT
VDD to AGND	-0.3	13.2	V
GVDD_X to AGND	-0.3	13.2	V
PVDD_X to GND_X (2)	-0.3	53	V
OUT_X to GND_X (2)	-0.3	53	V
BST_X to GND_X (2)	-0.3	66.2	V
BST_X to GVDD_X (2)	-0.3	53	V
VREG to AGND	-0.3	4.2	V
GND_X to GND	-0.3	0.3	V
GND_X to AGND	-0.3	0.3	V
GND to AGND	-0.3	0.3	V
PWM_X, OC_ADJ, M1, M2, M3 to AGND	-0.3	4.2	V
RESET_X, SD, OTW to AGND	-0.3	7	V
Maximum continuous sink current (SD, OTW)		9	mA
Minimum pulse duration, low		30	ns
Maximum operating junction temperature range, $T_J$	0	125	°C
Storage temperature, T <sub>stg</sub>	-40	125	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> These voltages represent the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.



## 6.2 ESD Ratings

			VALUE	UNIT	l
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500		l
V <sub>(ESD)</sub> Electros	static discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V	1

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
PVDD_X	Half-bridge supply voltage		0	31.5	34	V
GVDD_X	Supply voltage for logic regulators and gate-of	drive circuitry	10.8	12	13.2	V
VDD	Digital regulator supply voltage		10.8	12	13.2	V
R <sub>L</sub> (BTL)		tive load impedance (no Cycle-by-Cycle current control)		4		
R <sub>L</sub> (SE)	Resistive load impedance (no Cycle-by-Cycle recommended demodulation filter	Minimum output inductance	2.25	3		Ω
R <sub>L</sub> (PBTL)	Toommonded demodalation like		1.5	2		
L <sub>Output</sub> (BTL)		Minimum output inductance under short-circuit condition	5	10		
L <sub>Output</sub> (SE)	Output-filter inductance		5	10	,	μΗ
L <sub>Output</sub> (PBTL)			5	10		
f <sub>S</sub>	PWM frame rate		192	384	432	kHz
t <sub>LOW</sub>	Minimum low-state pulse duration per PWM	Frame, noise shaper enabled	30			nS
C <sub>PVDD</sub>	PVDD close decoupling capacitors			0.1		μF
C <sub>BST</sub>	Bootstrap capacitor, selected value supports kHz to 432 kHz	PWM frame rates from 192		33		nF
R <sub>OC</sub>	Over-current programming resistor	Resistor tolerance = 5%	27	27	47	kΩ
R <sub>EXT-PULLUP</sub>	External pull-up resistor to 3.3 V to 5. 0 V for	SD or OTW	3.3	4.7		kΩ
TJ	Junction temperature		0		125	°C

#### 6.4 Thermal Information

		TAS5342A	
	THERMAL METRIC <sup>(1)</sup>	DDV (HTSSOP)	UNIT
		44 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	41.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	18.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.9	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semicoductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics

PVDD\_x = 31.5 V, GVDD\_X = 12 V, VDD = 12 V, T<sub>C</sub> (Case temperature) = 25°C, f<sub>S</sub> = 384 kHz, unless otherwise specified.

	PARAMETER	C (Case temperature) = 25°C, f <sub>S</sub> = 384 kHz  TEST CONDITIONS	MIN	TYP	MAX	UNIT
INTERNAL VOLTA	GE REGULATOR AND CURRENT CONSUM					• • • • • • • • • • • • • • • • • • • •
INTERNAL VOLTA	Voltage regulator, only used as a	ii non				
VREG	reference node	VDD = 12 V	3	3.3	3.6	V
L	VDD supply current	Operating, 50% duty cycle		7.2	17	mA
I <sub>VDD</sub>	VDD supply current	Idle, reset mode		5.54	11	ША
IGVDD_X	Gate supply current per half-bridge	50% duty cycle		8	16	mA
IOVDD_X	Cate supply current per mail-bridge	Reset mode		1	1.8	ША
IPVDD_X	Half-bridge idle current	50% duty cycle, with 10 μH and 470 nF output filter		16.3	25	mA
IF VDD_X	rian-bridge idie current	Reset mode, no switching		465	558	μΑ
OUTPUT STAGE M	OSFETS					
R <sub>DSon,LS</sub>	Drain-to-source resistance, Low Side	T <sub>J</sub> = 25°C, excludes metallization resistance,		80	89	mΩ
R <sub>DSon,HS</sub>	Drain-to-source resistance, High Side	T <sub>J</sub> = 25°C, excludes metallization resistance,		80	89	mΩ
I/O PROTECTION						
$V_{uvp,G}$	Undervoltage protection limit, GVDD_X			9.5		V
V <sub>uvp,hyst</sub> <sup>(1)</sup>	Undervoltage protection limit, GVDD_X			250		mV
BST <sub>uvpF</sub>	Puts device into RESET when BST voltage falls below limit			5.85		V
BST <sub>uvpR</sub>	Brings device out of RESET when BST voltage rises above limit			7		V
OTW <sup>(1)</sup>	Overtemperature warning		115	125	135	°C
OTW <sub>HYST</sub> (1)	Temperature drop needed below OTW temp. for OTW to be inactive after the OTW event			25		°C
OTE <sup>(1)</sup>	Overtemperature error threshold		145	155	165	°C
OTE-OTW <sub>differential</sub>	OTE - OTW differential, temperature delta between OTW and OTE			30		°C
OLPC	Overload protection counter	f <sub>S</sub> = 384 kHz		1.25		ms
loc	Overcurrent limit protection	Resistor—programmable, high-end, $R_{OC}$ = 27 k $\Omega$ with 1 ms pulse		10.1		Α
I <sub>OCT</sub>	Overcurrent response time			150		ns
tactivity detector	Time for PWM activity detector to activite when no PWM is present	Lack of transistion of any PWM input		13.2		μS
I <sub>PD</sub>	Output pulldown current of each half- bridge	Connected when RESET is active to provide bootstrap capacitor charge. Not used in SE mode.		3		mA
STATIC DIGITAL S	PECIFICATIONS					
V <sub>IH</sub>	High-level input voltage	PWM_A, PWM_B, PWM_C, PWM_D, M1, M2, M3,	2			V
V <sub>IL</sub>	Low-level input voltage	RESET_AB, RESET_CD			0.8	V
I <sub>Leakage</sub>	Input leakage current				100	μΑ
OTW/SHUTDOWN	(SD)					
R <sub>INT_PU</sub>	Internal pullup resistance, OTW to VREG, SD to VREG		20	26	32	kΩ
		Internal pullup resistor	3	3.3	3.6	
V <sub>OH</sub>	High-level output voltage	External pullup of 4.7 kΩ to 5 V	4.5	3.0	5	V
V <sub>OL</sub>	Low-level output voltage	I <sub>O</sub> = 4 mA	1.0	0.2	0.4	V
FANOUT	Device fanout OTW, SD	No external pullup		30		Devices

(1) Specified by design

Product Folder Links: TAS5342A

Copyright © 2008–2016, Texas Instruments Incorporated



#### 6.6 Audio Specifications (BTL)

Audio performance is recorded as a chipset consisting of a TAS5518 pwm processor (modulation index limited to 97.7%) and a TAS5342A power stage. PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_x = 31.5 V, GVDD\_x = 12 V,  $R_L = 4 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 27$  k $\Omega$ ,  $T_C = 75$ °C, Output Filter:  $L_{DEM} = 10 \mu H$ ,  $C_{DEM} = 470$  nF, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
		$R_L = 4 \Omega$ , 10% THD+N, clipped input signal	100		
P <sub>OMAX</sub>	Maximum Power Output	$R_L = 6 \Omega$ , 10% THD+N, clipped input signal	80		
		$R_L = 8 \Omega$ , 10% THD+N, clipped input signal	65		W
		$R_L = 4 \Omega$ , 0 dBFS, unclipped input signal	80		
Po	<b>Unclipped Power Output</b>	$R_L = 6 \Omega$ , 0 dBFS, unclipped input signal	64		
		$R_L = 8 \Omega$ , 0 dBFS, unclipped input signal	50		
TUD.N	Total bassassis distantian a saisa	0 dBFS; AES17 filter	0.4%		
THD+N	Total harmonic distortion + noise	1 W; AES17 filter	0.09%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Auto mute disabled	45		μV
SNR	Signal-to-noise ratio (1)	A-weighted, AES17 filter, Auto mute disabled	110		dB
DNR	Dynamic range	A-weighted, input level = -60 dBFS, AES17 filter	110		dB
DC Offset	Output offset voltage		±15		mV
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0 W, all halfbridges switching <sup>(2)</sup>	2		W

<sup>(1)</sup> SNR is calculated relative to 0-dBFS input level.

## 6.7 Audio Specifications (Single-Ended Output)

Audio performance is recorded as a chipset consisting of a TAS5086 pwm processor (modulation index limited to 97.7%) and a TAS5342A power stage. PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_x = 31.5 V, GVDD\_x = 12 V,  $R_L = 4 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 27$  k $\Omega$ ,  $T_C = 75$ °C, Output Filter:  $L_{DEM} = 20 \mu H$ ,  $C_{DEM} = 1 \mu F$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
В	Maximum Power Output	$R_L = 3 \Omega$ , 10% THD+N, clipped input signal	40	
P <sub>OMAX</sub>	Maximum Fower Output	$R_L = 4 \Omega$ , 10% THD+N, clipped input signal	30	W
D	Unalizad Pawar Output	$R_L = 3 \Omega$ , 0 dBFS, unclipped input signal	30	
Po	Unclipped Power Output	$R_L = 4 \Omega$ , 0 dBFS, unclipped input signal	20	
TUD.N	Total harmania distantian Lucian	0 dBFS; AES17 filter	0.2%	
I HD+N	THD+N Total harmonic distortion + noise	1 W; AES17 filter	0.1%	
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Auto mute disabled	35	μV
SNR	Signal-to-noise ratio (1)	A-weighted, AES17 filter, Auto mute disabled	109	dB
DNR	Dynamic range	A-weighted, input level = -60 dBFS AES17 filter	109	dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0 W, all half bridges switching <sup>(2)</sup>	2	W

<sup>(1)</sup> SNR is calculated relative to 0-dBFS input level.

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.



## 6.8 Audio Specifications (PBTL)


Audio performance is recorded as a chipset consisting of a TAS5518 pwm processor (modulation index limited to 97.7%) and a TAS5342A power stage. PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_x = 31.5 V, GVDD\_x = 12 V,  $R_L = 3 \Omega$ ,  $f_S = 384$  kHz,  $R_{OC} = 27$  k $\Omega$ ,  $T_C = 75$ °C, Output Filter:  $L_{DEM} = 10 \mu H$ ,  $C_{DEM} = 1 uF$ , unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
D	Maximum Dawar Output	$R_L = 2 \Omega$ , 10% THD+N, clipped input signal	200		
P <sub>OMAX</sub>	Maximum Power Output	$R_L = 3 \Omega$ , 10% THD+N, clipped input signal	160		W
<b>D</b>	Lineling and Davier Over the	$R_L = 2 \Omega$ , 0 dBFS, unclipped input signal	150		VV
Po	Unclipped Power Output	$R_L = 3 \Omega$ , 0 dBFS, unclipped input signal	120		
TUDIN	Total harmonic distortion + noise  0 dBFS; AES17 filter  1 W; AES17 filter	0 dBFS; AES17 filter	0.4%		
THD+N		1 W; AES17 filter	0.09%		
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Auto mute disabled	45		μV
SNR	Signal-to-noise ratio (1)	A-weighted, AES17 filter, Auto mute disabled	110		dB
DNR	Dynamic range	A-weighted, input level = -60 dBFS AES17 filter	110		dB
DC Offset	Output offset voltage		±15		mV
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0 W, all half bridges switching <sup>(2)</sup>	2		W

<sup>(1)</sup> SNR is calculated relative to 0-dBFS input level.

## 6.9 Typical Characteristics

#### 6.9.1 BTL Configuration








Figure 2. Output Power vs Supply Voltage

Submit Documentation Feedback

<sup>(2)</sup> Actual system idle losses are affected by core losses of output inductors.



## **BTL Configuration (continued)**




Figure 3. Unclipped Output Power vs Supply Voltage




Figure 4. System Efficiency vs Output Power




Figure 5. System Power Loss vs Output Power




Figure 6. System Output Power vs Case Temperature





Figure 7. Noise Amplitude vs Frequency



#### 6.9.2 SE Configuration



48 T<sub>C</sub> = 75°C 44 THD+N at 10% 40 36 Po - Output Power - W 32  $4\Omega$ 28 24 20 16 12  $\hat{\mathbf{8}} \Omega$ 8 4 0 8 10 12 14 16 18 20 22 24 26 28 30 PVDD - Supply Voltage - V 2 6 4 0

Figure 8. Total Harmonic Distortion + Noise vs Output Power

Figure 9. Output Power vs Supply Voltage





Figure 10. Output Power vs Case Temperature

Submit Documentation Feedback

Copyright © 2008–2016, Texas Instruments Incorporated



#### 6.9.3 PBTL Configuration



220 THD+N at 10% 200 180  $2\Omega$ Po - Output Power - W 160 140  $3 \Omega$ 120 100 4 Ω 80 60 40 20  $8 \Omega$ 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 0 PVDD - Supply Voltage - V

240

T<sub>C</sub> = 75°C

Figure 11. Total Harmonic Distortion + Noise vs Output
Power

Figure 12. Output Power vs Supply Voltage




Figure 13. System Output Power vs Case Temperature



## 7 Detailed Description


#### 7.1 Overview

TAS5342A is a PWM input, Class-D audio amplifier. The output of the TAS5342A can be configured for single-ended, bridge-tied load (BTL) or parallel BTL (PBTL) output. Independent supply rails provide improved audio performance, one for audio power output (PVDD) and the other for gate drive and analog control (GVDD and VDD).

The TAS5342A contains a protection system that safeguards the device against short circuits, overload, overtemperature, and under-voltage conditions. An error reporting system provides feedback under fault conditions.

Figure 14 shows typical connections for BTL outputs. A detailed schematic can be viewed in the (*TAS5342DDV6EVM User's Guide*).

#### 7.2 Functional Block Diagram



Copyright © 2008–2016, Texas Instruments Incorporated Product Folder Links: *TAS5342A* 



#### 7.3 Feature Description

#### 7.3.1 Mid Z Sequence Compatibility

The TAS5342A is compatable with the Mid Z sequence of the TAS5086 Modulator. The Mid Z Sequence is a series of pulses that is generated by the modulator. This sequence causes the power stage to slowly enable its outputs as it begins to switch.

By slowly starting the PWM switching, the impulse response created by the onset of switching is reduced. This impulse response is the acoustic artifact that is heard in the output transducers (loudspeakers) and is commonly termed "click" or "pop".

The low acoustic artifact noise of the TAS5342A will be further decreased when used in conjunction with the TAS5086 modulator with the Mid Z Sequence enabled.

The Mid Z sequence is primarily used for the single-ended output configuration. It facilitates a "softer" PWM output start after the split cap output configuration is charged.

#### 7.3.2 Device Protection System

The TAS5342A contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature, and undervoltage. The TAS5342A responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the  $\overline{\text{SD}}$  pin low. In situations other than overload and over-temperature error ( $\overline{\text{OTE}}$ ), the device automatically recovers when the fault condition has been removed, i.e., the supply voltage has increased.

The device will function on errors, as shown in Table 1.

**BTL MODE PBTL MODE** SE MODE Local Error In **Turns Off** Local Error In **Turns Off Local Error In Turns Off** Α A + B A + BВ В В A + B + C + DС С С C + DC + DD D D

**Table 1. Device Protection** 

Bootstrap UVP does not shutdown according to the table, it shutsdown the respective halfbridge.

#### 7.3.3 Use Of TAS5342A In High-Modulation-Index Capable Systems

This device requires at least 30 ns of low time on the output per 384-kHz PWM frame rate in order to keep the bootstrap capacitors charged. As an example, if the modulation index is set to 99.2% in the TAS5508, this setting allows PWM pulse durations down to 10 ns. This signal, which does not meet the 30-ns requirement, is sent to the PWM\_X pin and this low-state pulse time does not allow the bootstrap capacitor to stay charged. The TAS5342A device requires limiting the TAS5508 modulation index to 97.7% to keep the bootstrap capacitor charged under all signals and loads.

The TAS5342A contains a bootstrap capacitor under voltage protection circuit (BST\_UVP) that monitors the voltage on the bootstrap capacitors. When the voltage on the bootstrap capacitors is less than required for proper control of the High-Side MOSFETs, the device will initiate bootstrap capacitor recharge sequences until the bootstrap capacitors are properly charged for robust operation. This function may be activated with PWM pulses less than 30 nS.

Therefore, TI strongly recommends using a TI PWM processor, such as TAS5518, TAS5086 or TAS5508, with the modulation index set at 97.7% to interface with TAS5342A.



#### **Feature Description (continued)**

## 7.3.4 Overcurrent (OC) Protection With Current Limiting and Overload Detection

The device has independent, fast-reacting current detectors with programmable trip threshold (OC threshold) on all high-side and low-side power-stage FETs. See the following table for OC-adjust resistor values. The detector outputs are closely monitored by two protection systems. The first protection system controls the power stage in order to prevent the output current from further increasing, that is, it performs a current-limiting function rather than prematurely shutting down during combinations of high-level music transients and extreme speaker load impedance drops. If the high-current situation persists, that is, the power stage is being overloaded, a second protection system triggers a latching shutdown, resulting in the power stage being set in the high-impedance (Hi-Z) state. Current limiting and overload protection are independent for half-bridges A and B and, respectively, C and D. That is, if the bridge-tied load between half-bridges A and B causes an overload fault, only half-bridges A and B are shut down.

- For the lowest-cost bill of materials in terms of component selection, the OC threshold measure should be limited, considering the power output requirement and minimum load impedance. Higher-impedance loads require a lower OC threshold.
- The demodulation-filter inductor must retain at least 5 µH of inductance at twice the OC threshold setting.

Unfortunately, most inductors have decreasing inductance with increasing temperature and increasing current (saturation). To some degree, an increase in temperature naturally occurs when operating at high output currents, due to core losses and the dc resistance of the inductor's copper winding. A thorough analysis of inductor saturation and thermal properties is strongly recommended.

Setting the OC threshold too low might cause issues such as lack of enough output power and/or unexpected shutdowns due to too-sensitive overload detection.

In general, it is recommended to follow closely the external component selection and PCB layout as given in the Application and Implementation section.

For added flexibility, the OC threshold is programmable within a limited range using a single external resistor connected between the OC ADJ pin and AGND. (See the Electrical Characteristics section of this data sheet for information on the correlation between programming-resistor value and the OC threshold.) It should be noted that a properly functioning overcurrent detector assumes the presence of a properly designed demodulation filter at the power-stage output. Short-circuit protection is not provided directly at the output pins of the power stage but only on the speaker terminals (after the demodulation filter). It is required to follow certain guidelines when selecting the OC threshold and an appropriate demodulation inductor:

OC-Adjust Resistor Values (kΩ) Max. Current Before OC Occurs (A), T<sub>C</sub>=75°C 27 10.1 33 9.1 47 7.1

**Table 2. Overcurrent Resistor Selection** 

The reported max peak current in the table above is measured with continuous current in 1  $\Omega$ , one channel active and the other one muted.

#### 7.3.5 Pin-To-Pin Short Circuit Protection System (PPSC)

The PPSC detection system protects the device from permanent damage in the case that a power output pin (OUT\_X) is shorted to GND\_X or PVDD\_X. For comparison the OC protection system detects an over current after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup, that is, when VDD is supplied, consequently a short to either GND X or PVDD X after system startup will not activate the PPSC detection system. When PPSC detection is activated by a short on the output, all half bridges are kept in a Hi-Z state until the short is removed, the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT\_X to GND\_X, the second step tests that there are no shorts from OUT X to PVDD X. The total duration of this process is roughly proportional to the capacitance of the output LC



#### **Feature Description (continued)**

filter. The typical duration is < 15 ms/ $\mu$ F. While the PPSC detection is in progress,  $\overline{SD}$  is kept low, and the device will not react to changes applied to the RESET pins. If no shorts are present the PPSC detection passes, and  $\overline{SD}$  is released. A device reset will not start a new PPSC detection. PPSC detection is enabled in BTL and PBTL output configurations, the detection is not performed in SE mode. To make sure not to trip the PPSC detection system it is recommended not to insert resistive load to GND X or PVDD X.

#### 7.3.6 Overtemperature Protection

The TAS5342A has a two-level temperature-protection system that asserts an active-low warning signal ( $\overline{OTW}$ ) when the device junction temperature exceeds 125°C (nominal) and, if the device junction temperature exceeds 155°C (nominal), the device <u>is put</u> into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and  $\overline{SD}$  being asserted low. OTE is latched in this case. To clear the OTE latch, either RESET AB or RESET  $\overline{CD}$  must be asserted. Thereafter, the device resumes normal operation.

#### 7.3.7 Undervoltage Protection (UVP) and Power-On Reset (POR)

The UVP and POR circuits of the TAS5342A fully protect the device in any power-up or down and brownout situation. While powering up, the POR circuit resets the overload circuit (OLP) and ensures that all circuits are fully operational when the GVDD\_X and VDD supply voltages reach stated in the *Electrical Characteristics* table. Although GVDD\_X and VDD are independently monitored, a supply voltage drop below the UVP threshold on any VDD or GVDD\_X pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and  $\overline{\text{SD}}$  being asserted low. The device automatically resumes operation when all supply voltages have increased above the UVP threshold.

## 7.3.8 Error Reporting

The  $\overline{SD}$  and  $\overline{OTW}$  pins are both active-low, open-drain outputs. Their function is for protection-mode signaling to a PWM controller or other system-control device.

Any fault resulting in device shutdown is signaled by the  $\overline{SD}$  pin going low. Likewise,  $\overline{OTW}$  goes low when the device junction temperature exceeds 125°C (see Table 3).

SD	OTW	DESCRIPTION
0	0	Overtemperature (OTE) or overload (OLP) or undervoltage (UVP)
0	1	Overload (OLP) or undervoltage (UVP)
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

**Table 3. Error Reporting** 

Note that asserting either RESET\_AB or RESET\_CD low forces the SD signal high, independent of faults being present. TI recommends monitoring the OTW signal using the system microcontroller and responding to an overtemperature warning signal by, that is, turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both  $\overline{\text{SD}}$  and  $\overline{\text{OTW}}$  outputs. Level compliance for 5-V logic can be obtained by adding external pullup resistors to 5 V (see the *Electrical Characteristics* section of this data sheet for further specifications).



#### **Feature Description (continued)**

#### 7.3.9 Device Reset

Two reset pins are provided for independent control of half-bridges A/B and C/D. When RESET\_AB is asserted low, all four power-stage FETs in half-bridges A and B are forced into a high-impedance (Hi-Z) state. Likewise, asserting RESET\_CD low forces all four power-stage FETs in half-bridges C and D into a high-impedance state. Thus, both reset pins are well suited for hard-muting the power stage if needed.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the reset inputs low enables weak pulldown of the half-bridge outputs. In the SE mode, the weak pulldowns are not enabled; therefore, it is recommended to ensure bootstrap capacitor charging by providing a low pulse on the PWM inputs when reset is asserted high.

Asserting either reset input low removes any fault information to be signalled on the  $\overline{SD}$  output, that is,  $\overline{SD}$  is forced high.

A rising-edge transition on either reset input allows the device to resume operation after an overload fault. To ensure thermal reliability, the rising edge of reset must occur no sooner than 4 ms after the falling edge of SD.

Product Folder Links: TAS5342A

Copyright © 2008-2016, Texas Instruments Incorporated



#### 7.4 Device Functional Modes

#### 7.4.1 Protection Mode Selection Pins

Protection modes are selected by shorting M1, M2, and M3 to VREG or GND.

**Table 4. Protection Mode Selection Pins** 

MODE PINS		MODE NAME PWM INPUT <sup>(1)</sup>	DESCRIPTION		
М3	M2	M1	WODE NAME	PVVIVI INPUT	DESCRIPTION
0	0	0	BTL mode 1	2N	All protection systems enabled
0	0	1	BTL mode 2	2N	Latching shutdown on, PWM activity detector and OLP disabled
0	1	0	BTL mode 3	1N	All protection systems enabled
0	1	1	PBTL mode	1N / 2N <sup>(2)</sup>	All protection systems enabled
1	0	0	SE mode 1	1N	All protection systems enabled <sup>(3)</sup>
1	0	1	SE mode 2	1N	Latching shutdown on, PWM activity detector and OLP disabled <sup>(3)</sup>
1	1	0	Reserved		
1	1	1			

- (1) The 1N and 2N naming convention is used to indicate the number of PWM lines to the power stage per channel in a specific mode.
- (2) PWM\_D is used to select between the 1N and 2N interface in PBTL mode (Low = 1N; High = 2N). PWM\_D is internally pulled low in PBTL mode. PWM\_A is used as the PWM input in 1N mode and PWM\_A and PWM\_B are used as inputs for the 2N mode.

#### 7.4.2 System Power-Up/Power-Down Sequence

#### 7.4.2.1 Powering Up

The TAS5342A does not require a power-up sequence. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply voltage (GVDD\_X) and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* section of this data sheet). Although not specifically required, it is recommended to hold RESET\_AB and RESET\_CD in a low state while powering up the device. This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pulldown of the half-bridge output.

When the TAS5342A is being used with TI PWM modulators such as the TAS5518, no special attention to the state of RESET\_AB and RESET\_CD is required, provided that the chipset is configured as recommended.

#### 7.4.2.2 Powering Down

The TAS5342A does not require a power-down sequence. The device remains fully operational as long as the gate-drive supply (GVDD\_X) voltage and VDD voltage are above the undervoltage protection (UVP) voltage threshold (see the *Electrical Characteristics* section of this data sheet). Although not specifically required, it is a good practice to hold RESET\_AB and RESET\_CD low during power down, thus preventing audible artifacts including pops or clicks.

When the TAS5342A is being used with TI PWM modulators such as the TAS5518, no special attention to the state of RESET\_AB and RESET\_CD is required, provided that the chipset is configured as recommended.

<sup>(3)</sup> PPSC detection system disabled.



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

TAS5342A can be configured either in stereo BTL mode, 4 channel SE mode, or mono PBTL mode, depending on output power conditions and system design.

## 8.2 Typical Applications

#### 8.2.1 Typical Differential (2N) BTL Application

The following schematics and PCB layouts illustrate "best practices" in the use of the TAS5342A.




Figure 14. Typical Differential (2N) BTL Application With Ad Modulation Filters

#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 5 as the input parameters.

**Table 5. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Low Power (pull-up) supply	3.3 V
Mid Power Supply (GVDD, VDD)	12 V
High Power Supply (PVDD)	12 V – 36 V
DMM	INPUT A = $0 - 3.3 \text{ V PWM}$
	INPUT_B = 0 - 3.3 V PWM
PWM Inputs	INPUT_C = 0 - 3.3 V PWM
	$INPUT_D = 0 - 3.3 \text{ V PWM}$
Speaker Impedance	4 Ω – 8 Ω



#### 8.2.1.2 Detailed Design Procedure

#### 8.2.1.2.1 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70  $\mu$ m) is recommended for use with the TAS5342A. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin (due to lower PCB trace inductance.

#### 8.2.1.2.2 P<sub>VDD</sub> Capacitor Recommendation

The large capacitors used in conjunction with each full-birdge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply,  $1000~\mu F$ , 50-V supports more applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

#### 8.2.1.2.3 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 0.1  $\mu$ F that is placed on the power supply to each half-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high-power output. A minimum voltage rating of 50-V is required for use with a 31.5-V power supply.

#### 8.2.1.3 Application Curves

Relevant performance plots for TAS5342A are shown in the BTL Configuration.

**Table 6. Performance Plots, Typical BTL Configurations** 

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion + Noise vs. Output power	Figure 1
Output Power vs. Supply Voltage	Figure 2
Unclipped Output Power vs. Supply Voltage	Figure 3
System Efficiency vs. Output Power	Figure 4
System Power Loss vs. Output Power	Figure 5
System Output Power vs. Case Temperature	Figure 6
Noise Amplitude vs. Frequency	Figure 7



## 8.2.2 Typical Non-Differential (1N) BTL

Design Requirements Typical Non-Differential BTL.




Figure 15. Typical Non-Differential (1N) BTL Application With AD Modulation Filters

#### 8.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 7 as the input parameters.

**Table 7. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Low Power (pull-up) supply	3.3 V
Mid Power Supply (GVDD, VDD)	12 V
High Power Supply (PVDD)	12 V – 36 V
	INPUT A = 0 - 3.3 V PWM
DWM Inpute	INPUT_B = N/C
PWM Inputs	INPUT_C = 0 - 3.3 V PWM
	INPUT_D = N/C
Speaker Impedance	4 Ω – 8 Ω



## 8.2.2.2 Application Curves

Relevant performance plots for TAS5342A are shown in the *BTL Configuration*.

**Table 8. Performance Plots, Typical BTL Configurations** 

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion + Noise vs. Output power	Figure 1
Output Power vs. Supply Voltage	Figure 2
Unclipped Output Power vs. Supply Voltage	Figure 3
System Efficiency vs. Output Power	Figure 4
System Power Loss vs. Output Power	Figure 5
System Output Power vs. Case Temperature	Figure 6
Noise Amplitude vs. Frequency	Figure 7

# TEXAS INSTRUMENTS

## 8.2.3 Typical SE Application

Design Requirements Typical SE




Figure 16. Typical SE Application



## 8.2.3.1 Design Requirements

For this design example, use the parameters listed in Table 9 as the input parameters.

**Table 9. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Low Power (pull-up) supply	3.3 V
Mid Power Supply (GVDD, VDD)	12 V
High Power Supply (PVDD)	12 V – 36 V
DWALL	INPUT A = 0 – 3.3 V PWM
	NPUT B = $0 - 3.3 \text{ V PWM}$
PWM Inputs	$INPUT_C = 0 - 3.3 \text{ V PWM}$
	NPUT D = 0 - 3.3 V PWM
Speaker Impedance	3 Ω – 4 Ω

## 8.2.3.2 Application Curves

Relevant performance plots for TAS5342A are shown in the SE Configuration.

**Table 10. Performance Plots, Typical SE Configurations** 

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion + Noise vs. Output power	Figure 8
Output Power vs. Supply Voltage	Figure 9
Power Output vs. Case Temperature	Figure 10



## 8.2.4 Typical Differential (2N) PBTL Application

Design Requirements Typical Differential PBTL




Figure 17. Typical Differential (2N) PBTL Application With AD Modulation Filters

## 8.2.4.1 Design Requirements

For this design example, use the parameters listed in Table 11 as the input parameters.

**Table 11. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Low Power (pull-up) supply	3.3 V
Mid Power Supply (GVDD, VDD)	12 V
High Power Supply (PVDD)	12 V – 36 V
	INPUT A = 0 - 3.3 V PWM
DWM Inputs	INPUT_B = N/C
PWM Inputs	INPUT_C = N/C
	INPUT_D = GND
Speaker Impedance	2 Ω – 3 Ω



## 8.2.4.2 Application Curves

Relevant performance plots for TAS5342A are shown in the *PBTL Configuration*.

**Table 12. Performance Plots, Typical PBTL Configurations** 

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion + Noise vs. Output power	Figure 11
Output Power vs. Supply Voltage	Figure 12
Power Output vs. Case Temperature	Figure 13



## 8.2.5 Typical Non-Differential (1N) PBTL

Design Requirements Typical Non-Differential PBTL.




Figure 18. Typical Non-Differential (1N) PBTL Application

## 8.2.5.1 Design Requirements

For this design example, use the parameters listed in Table 13 as the input parameters.

**Table 13. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Low Power (pull-up) supply	3.3 V
Mid Power Supply (GVDD, VDD)	12 V
High Power Supply (PVDD)	12 V – 36 V
	INPUT A = 0 - 3.3 V PWM
DWM Inputs	INPUT_B = N/C
PWM Inputs	INPUT_C = N/C
	INPUT_D = GND
Speaker Impedance	2 Ω – 3 Ω



## 8.2.5.2 Application Curves

Relevant performance plots for TAS5342A are shown in the *PBTL Configuration*.

**Table 14. Performance Plots, Typical PBTL Configurations** 

PLOT TITLE	FIGURE NUMBER
Total Harmonic Distortion + Noise vs. Output power	Figure 11
Output Power vs. Supply Voltage	Figure 12
Power Output vs. Case Temperature	Figure 13



#### 8.3 Systems Examples

A block diagram for a typical audio system using the TAS5342A is shown in Figure 19. The TAS5518 is an 8 channel digital audio PWM processor.




Figure 19. Typical Audio System

Product Folder Links: TAS5342A

Copyright © 2008–2016, Texas Instruments Incorporated



## 9 Power Supply Recommendations

To facilitate system design, the TAS5342A needs only a 12-V supply in addition to the (typical) 31.5-V power-stage supply. An internal voltage regulator provides suitable voltage levels for the digital and low-voltage analog circuitry. Additionally, all circuitry requiring a floating voltage supply, that is, the high-side gate drive, is accommodated by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.

In order to provide outstanding electrical and acoustical characteristics, the PWM signal path including gate drive and output stage is designed as identical, independent half-bridges. For this reason, each half-bridge has separate gate drive supply (GVDD\_X), bootstrap pins (BST\_X), and power-stage supply pins (PVDD\_X). Furthermore, an additional pin (VDD) is provided as supply for all common circuits. Although supplied from the same 12-V source, it is highly recommended to separate GVDD\_A, GVDD\_B, GVDD\_C, GVDD\_D, and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details). These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, inductance between the power supply pins and decoupling capacitors must be avoided. (See reference board documentation for additional information.)

For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD\_X) and the bootstrap pin. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. In an application with PWM switching frequencies in the range from 352 kHz to 384 kHz, it is recommended to use 33-nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33-nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle. In an application running at a reduced switching frequency, generally 192 kHz, the bootstrap capacitor might need to be increased in value.

Special attention should be paid to the power-stage power supply; this includes component selection, PCB placement, and routing. As indicated, each half-bridge has independent power-stage supply pins (PVDD\_X). For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X pin is decoupled with a 100-nF ceramic capacitor placed as close as possible to each supply pin. It is recommended to follow the PCB layout of the TAS5342A reference design. For additional information on recommended power supply and required components, see the application diagrams given previously in this data sheet.

The 12-V supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 31.5-V power-stage supply is assumed to have low output impedance and low noise. The power-supply sequence is not critical as facilitated by the internal power-on-reset circuit. Moreover, the TAS5342A is fully protected against erroneous power-stage turnon due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are non-critical within the specified range (see the *Recommended Operating Conditions* section of this data sheet).



## 10 Layout

#### 10.1 Layout Guidelines

- Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals.
- Maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible, since the ground pins are the best conductors of heat in the package.
- PCB layout, audio performance and EMI are linked closely together.
- Routing the audio input should be kept short and together with the accompanied audio source ground.
- The small bypass capacitors on the PVDD lines of the DUT be placed as close the PVDD pins as possible.
- A local ground area underneath the device is important to keep solid to minimize ground bounce.
- Orient the passive component so that the narrow end of the passive component is facing the TAS5342A device, unless the area between two pads of a passive component is large enough to allow copper to flow between the two pads.
- Avoid placing other heat producing components or structures near the TAS5342A device.
- Avoid cutting off the flow of heat from the TAS5342A device to the surrounding ground areas with traces or via strings, especially on output side of device.



# 10.2 Layout Example




Figure 20. Example Layout



## 11 Device and Documentation Support

#### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

TAS5342DDV6EVM User's Guide (SLAU239)

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TAS5342ADDV	ACTIVE	HTSSOP	DDV	44	35	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5342A	Samples
TAS5342ADDVR	ACTIVE	HTSSOP	DDV	44	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	0 to 70	TAS5342A	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jan-2022

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS5342ADDVR	HTSSOP	DDV	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

www.ti.com 5-Jan-2022




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS5342ADDVR	HTSSOP	DDV	44	2000	350.0	350.0	43.0

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022


## **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TAS5342ADDV	DDV	HTSSOP	44	35	530	11.89	3600	4.9

PLASTIC SMALL OUTLINE




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206011/H



DDV (R-PDSO-G44) PowerPAD TM PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be attached directly to an external heatsink. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. See the product data sheet for details regarding the exposed thermal pad dimensions.

PowerPAD is a trademark of Texas Instruments.



# DDV (R-PDSO-G44)


PowerPAD ™SMALL O<u>UTLINE PACKAGE</u>

## THERMAL INFORMATION

This PowerPAD<sup> $\mathbf{M}$ </sup> package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

Exposed Thermal Pad Dimensions

4206975-2/D 07/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated