# User Defined Fault Protection and Detection， $0.8 \mathrm{pC} \mathrm{Q}_{\mathrm{NJ},}$ ，Triple SPDT 

## FEATURES

```
- User defined supplies set overvoltage level
    - Overvoltage protection up to -55 V and +55 V
    * Power-off protection up to - }55\textrm{V}\mathrm{ and +55 V
    - Overvoltage detection on source pins
    - Minimum secondary supply level: 4.5 V single-supply
    - Interrupt flags indicate fault status
- Low charge injection (Q⿴囗⿱一一⿻上丨刂灬丶I)
- Low drain/source on capacitance: }10\textrm{pF
- Latch-up immune under any circumstance
- Known state without digital inputs present
- }\mp@subsup{V}{SS}{}\mathrm{ to }\mp@subsup{V}{DD}{}\mathrm{ analog signal range
    - }\pm5\textrm{V}\mathrm{ to }\pm22\textrm{V}\mathrm{ dual supply operation
    - 8V to 44 V single-supply operation
    - Fully specified at }\pm15\textrm{V},\pm20\textrm{V},+12\textrm{V}\mathrm{ , and }+36\textrm{V
```


## APPLICATIONS

－Analog input／output modules
－Process control／distributed control systems
－Data acquisition
－Instrumentation
－Avionics
－Automatic test equipment
－Communication systems
－Relay replacement

## GENERAL DESCRIPTION

The ADG5243F comprises three independently selectable，single－ pole／double－throw（SPDT）switches．All channels exhibit break－be－ fore－make switching action that prevents momentary shorting when switching channels．An EN input enables or disables the device． When disabled，all channels are switched off．Each switch conducts equally well in both directions when on，and each switch has an input signal range that extends to the supplies．The primary supply voltages define the on－resistance profile，whereas the secondary supply voltages define the voltage level at which the overvoltage protection engages．
When no power supplies are present，the channel remains in the off condition，and the switch inputs are high impedance．Under normal operating conditions，if the analog input signal levels on any $S x$ pin exceed the positive fault voltage（POSFV）or the negative fault voltage（NEGFV）by a threshold voltage $\left(\mathrm{V}_{T}\right)$ ，the channel turns off and that $S x$ pin becomes high impedance．If the switch is selected to be on，then the drain pin is pulled to the secondary supply voltage that was exceeded．Input signal levels up to -55 V or +55 V

## FUNCTIONAL BLOCK DIAGRAM


notes
1．SWITCHES SHOWN FOR INPUT LOGIC 1． $\bar{\circ}$
Figure 1.

## PRODUCT HIGHLIGHTS

1．The source pins are protected against voltages greater than the secondary supply rails，up to -55 V and +55 V ．
2．The source pins are protected against voltages between -55 V and +55 V in an unpowered state．
3．Overvoltage detection with the digital output indicates the oper－ ating state of the switches．
4．Trench isolation guards against latch－up．
5．Optimized for low charge injection and on－capacitance．
6．The ADG5243F can be operated from a dual supply of $\pm 5 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ or a single power supply of 8 V to 44 V ．
relative to ground are blocked，in both the powered and unpowered conditions．

The low capacitance and charge injection of these switches make them ideal solutions for data acquisition and sample－and－hold ap－ plications，where low glitch switching and fast settling times are required．

Note that，throughout this data sheet，multifunction pins，such as IN1／F1，are referred to either by the entire pin name or by a single function of the pin，for example， $\mathbb{N} 1$ ，when only that function is relevant．

## TABLE OF CONTENTS

Features ..... 1
Terminology ..... 24
Applications 1 Theory of Operation
Functional Block Diagram ..... 1
Product Highlights ..... 1
General Description ..... 1
Specifications ..... 3
$\pm 15$ V Dual Supply ..... 3
$\pm 20$ V Dual Supply ..... 5
12 V Single Supply ..... 7
36 V Single Supply ..... 9
Continuous Current per Channel, Sx or Dx. ..... 11
Absolute Maximum Ratings ..... 12
ESD Caution. ..... 12
Pin Configurations and Function Descriptions. ..... 13
Typical Performance Characteristics ..... 15
Test Circuits ..... 20
26
26
Switch Architecture
Switch Architecture ..... 26 ..... 26
User Defined Fault Protection. ..... 26
Applications Information ..... 28
Power Supply Rails ..... 28
Power Supply Sequencing Protection ..... 28
Signal Range ..... 28
Power Supply Recommendations ..... 28
High Voltage Surge Suppression. ..... 28
Intelligent Fault Detection. ..... 28
Large Voltage, High Frequency Signals. ..... 29
Outline Dimensions ..... 30
Ordering Guide ..... 30
Evaluation Boards ..... 30

## REVISION HISTORY

## 6/2023—Rev. B to Rev. C

Changes to Table 1 ..... 3
Changes to Table 2. ..... 5
Changes to Table 3 ..... 7
Changes to Table 4 ..... 9
11/2022—Rev. A to Rev. B
Changes to Drain Leakage Current, $\mathrm{I}_{\mathrm{D}}$, With Overvoltage Parameter; Table 2 ..... 5
Updated Outline Dimensions ..... 30

## SPECIFICATIONS

## $\pm 15$ V DUAL SUPPLY

$V_{D D}=15 \mathrm{~V} \pm 10 \%, V_{S S}=-15 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, C_{D E C O U P L I N G}=0.1 \mu \mathrm{~F}$, unless otherwise noted.
Table 1.


## SPECIFICATIONS

Table 1. (Continued)


ADG5243F

## SPECIFICATIONS

Table 1. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & I_{S S}+I_{\text {NEGFV }} \\ & V_{D D} / V_{S S} \end{aligned}$ | 1.2 |  | $\begin{aligned} & 1.3 \\ & \pm 5 \\ & \pm 22 \end{aligned}$ | mA max <br> $V$ min <br> V max | $\begin{aligned} & G N D=0 \mathrm{~V} \\ & \mathrm{GND}=0 \mathrm{~V} \end{aligned}$ |

## $\pm 20$ V DUAL SUPPLY

$V_{D D}=20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=-20 \mathrm{~V} \pm 10 \%, G N D=0 \mathrm{~V}, C_{D E C O U P L I N G}=0.1 \mu \mathrm{~F}$, unless otherwise noted.

## Table 2.



## SPECIFICATIONS

Table 2. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL INPUTS/OUTPUTS <br> Input Voltage <br> High, $\mathrm{V}_{\text {INH }}$ <br> Low, $\mathrm{V}_{\text {INL }}$ <br> Input Current, $I_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{C}_{\mathbb{N}}$ <br> Output Voltage <br> High, $\mathrm{V}_{\mathrm{OH}}$ <br> Low, VoL | $\begin{aligned} & \pm 0.7 \\ & \pm 1.1 \\ & 5.0 \\ & 2.0 \\ & 0.4 \end{aligned}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 1.2 \end{gathered}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ <br> $V$ min <br> $V$ max | $V_{\mathbb{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS <br> Transition Time, t $_{\text {TRANSIIION }}$ <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ <br> $t_{\text {OFF }}(\mathrm{EN})$ <br> Break-Before-Make Time Delay, $\mathrm{t}_{D}$ <br> Overvoltage Response Time, tresponse <br> Overvoltage Recovery Time, $\mathrm{t}_{\text {RECOVERY }}$ <br> Interrupt Flag Response Time, tDIGRESP Interrupt Flag Recovery Time, tigRec <br> Charge Injection, $Q_{\mathbb{N} J}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Total Harmonic Distortion Plus Noise, THD + N <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{\mathrm{S}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{S}}(\mathrm{On})$ | 165 <br> 210 <br> 170 <br> 215 <br> 70 <br> 85 <br> 120 <br> 75 <br> 105 <br> 105 <br> 820 <br> 1100 <br> 75 <br> 65 <br> 1000 <br> -1.2 <br> -74 <br> -82 <br> 0.005 <br> 350 <br> 10.5 <br> 4 <br> 4 <br> 10 | 230 <br> 240 <br> 115 <br> 105 <br> 1250 | $\begin{aligned} & 235 \\ & 250 \\ & 115 \\ & 85 \\ & 105 \\ & 1400 \end{aligned}$ | ns typ ns max ns typ ns max ns typ ns max ns typ ns min ns typ ns max ns typ ns max ns typ $\mu \mathrm{styp}$ ns typ pC typ dB typ dB typ \% typ <br> MHz typ <br> dB typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=10 \mathrm{~V}, \text { see Figure } 47 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=10 \mathrm{~V}, \text { see Figure } 46 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=10 \mathrm{~V}, \text { see Figure } 46 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=10 \mathrm{~V}, \text { see Figure } 45 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF} \text {, see Figure } 40 \\ & \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF} \text {, see Figure } 41 \\ & \\ & C_{L}=12 \mathrm{pF}, \text { see Figure } 42 \\ & C_{L}=12 \mathrm{pF}, \text { see Figure } 43 \\ & C_{L}=12 \mathrm{pF}, R_{\text {PuLLup }}=1 \mathrm{k} \Omega, \text { see Figure } 44 \\ & V_{S}=0 \mathrm{~V}, R_{S}=0 \Omega, C_{L}=1 \mathrm{nF}, \text { see Figure } 48 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz} \text {, see Figure } 37 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz} \text {, see Figure } 39 \\ & R_{L}=10 \mathrm{k} \Omega, V_{S}=20 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{f}=20 \text { Hz to } 20 \mathrm{kHz}, \\ & \text { see Figure } 36 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \text { see Figure } 38 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz} \text {, see Figure } 38 \\ & V_{S}=0 \mathrm{~V}, f=1 \mathrm{mHz} \\ & V_{S}=0 \mathrm{~V}, f=1 \mathrm{MHz} \\ & V_{S}=0 \mathrm{~V}, f=1 \mathrm{mHz} \end{aligned}$ |
| POWER REQUIREMENTS <br> Normal Mode <br> $I_{D D}$ <br> IPOSFV <br> $I_{D D}+I_{\text {POSFV }}$ <br> $I_{\text {GND }}$ <br> Iss <br> $I_{\text {NEGFV }}$ <br> $I_{\text {SS }}+I_{\text {NEGFV }}$ <br> Fault Mode | $\begin{array}{\|l} 1.3 \\ 0.15 \\ 2.15 \\ 0.75 \\ 1.4 \\ 0.65 \\ 0.2 \\ 1.0 \end{array}$ |  | $\begin{gathered} 2.25 \\ 1.55 \\ 1.0 \end{gathered}$ | mA typ <br> mA typ <br> mA max <br> mA typ <br> mA max <br> mA typ <br> mA typ <br> mA max | $\begin{aligned} & V_{D D}=P O S F V=+22 \mathrm{~V}, \mathrm{~V}_{S S}=\mathrm{NEGFV}=-22 \mathrm{~V}, \\ & G N D=0 \mathrm{~V} \text {, digital inputs }=0 \mathrm{~V}, 5 \mathrm{~V} \text {, or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ <br> $\mathrm{V}_{\mathrm{S}}= \pm 55 \mathrm{~V}$, all channels in fault |

## SPECIFICATIONS

Table 2. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $l_{\text {D }}$ | 1.4 |  |  | mA typ |  |
| lposfV | 0.2 |  |  | mA typ |  |
| $\mathrm{I}_{\text {DD }}+\mathrm{I}_{\text {POSFV }}$ | 2.5 |  | 2.8 | mA max |  |
| $\mathrm{I}_{\text {GND }}$ | 0.9 |  |  | mA typ |  |
|  | 1.8 |  | 1.9 | mA max |  |
| $\mathrm{I}_{\text {SS }}$ | 0.55 |  |  | mA typ |  |
| $I_{\text {NEGFV }}$ | 0.2 |  |  | mA typ |  |
| $I_{S S}+I_{\text {NEGFV }}$ | 1.2 |  | 1.3 | mA max |  |
| $V_{D D} N_{S S}$ |  |  | $\pm 5$ | $V$ min | GND $=0 \mathrm{~V}$ |
|  |  |  | $\pm 22$ | $\checkmark$ max | GND $=0 \mathrm{~V}$ |

## 12 V SINGLE SUPPLY

$V_{D D}=12 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}, G N D=0 \mathrm{~V}, C_{D E C O U P L I N G}=0.1 \mu F$, unless otherwise noted.
Table 3.


## SPECIFICATIONS

Table 3. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supplies Grounded <br> Power Supplies Floating | $\begin{aligned} & \pm 8 \\ & \pm 5 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ | $\pm 15$ $\begin{aligned} & \pm 100 \\ & \pm 50 \end{aligned}$ | $\begin{aligned} & \pm 50 \\ & \pm 100 \\ & \pm 50 \end{aligned}$ | nA max <br> nA typ <br> nA max <br> $\mu \mathrm{A}$ typ | $\begin{aligned} & V_{D D}=0 \mathrm{~V}, V_{S S}=0 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~V}_{S}= \pm 55 \mathrm{~V}, \mathrm{INx}=0 \\ & \mathrm{~V} \text {, see Figure } 31 \\ & V_{D D}=\text { floating, } \mathrm{V}_{S S}=\text { floating, } G N D=0 \mathrm{~V}, V_{S}= \pm 55 \mathrm{~V}, \\ & I N x=0 \mathrm{~V} \text {, see Figure } 31 \end{aligned}$ |
| DIGITAL INPUTS/OUTPUTS <br> Input Voltage <br> High, VINH <br> Low, $\mathrm{V}_{\text {INL }}$ <br> Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{NH}}$ <br> Digital Input Capacitance, $\mathrm{C}_{\mathbb{N}}$ <br> Output Voltage <br> High, $\mathrm{V}_{\mathrm{OH}}$ <br> Low, V OL | $\begin{array}{\|l}  \pm 0.7 \\ \pm 1.1 \\ 5.0 \\ \\ 2.0 \\ 0.4 \end{array}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 1.2 \end{gathered}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ <br> $V$ min <br> $V$ max | $V_{\mathbb{I}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS <br> Transition Time, t transition <br> $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ <br> $t_{\text {OFF }}(\mathrm{EN})$ <br> Break-Before-Make Time Delay, $t_{D}$ <br> Overvoltage Response Time, tresponse <br> Overvoltage Recovery Time, trecovery <br> Interrupt Flag Response Time, tIIGRESP Interrupt Flag Recovery Time, tigreec <br> Charge Injection, $Q_{\mathbb{N} J}$ <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Total Harmonic Distortion Plus Noise, THD + N <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{\mathrm{S}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{S}}(\mathrm{On})$ | 140 <br> 170 <br> 145 <br> 170 <br> 95 <br> 115 <br> 80 <br>  <br> 110 <br> 145 <br> 500 <br> 655 <br> 95 <br> 65 <br> 900 <br> 0.8 <br> -74 <br> -82 <br> 0.044 <br> 320 <br> 10.5 <br> 4 <br> 5 <br> 10 | 185 <br> 185 <br> 125 <br> 145 <br> 720 | $\begin{aligned} & 195 \\ & 200 \\ & 125 \\ & 60 \\ & 145 \\ & 765 \end{aligned}$ | ns typ ns max ns typ ns max ns typ ns max ns typ ns min ns typ ns max ns typ ns max ns typ $\mu \mathrm{styp}$ ns typ pC typ dB typ dB typ \% typ <br> MHz typ <br> dB typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=8 \mathrm{~V}, \text { see Figure } 47 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=8 \mathrm{~V}, \text { see Figure } 46 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=8 \mathrm{~V}, \text { see Figure } 46 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=35 \mathrm{pF} \\ & V_{S}=8 \mathrm{~V}, \text { see Figure } 45 \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF} \text {, see Figure } 40 \\ & \\ & R_{L}=1 \mathrm{k} \Omega, C_{L}=5 \mathrm{pF} \text {, see Figure } 41 \\ & \\ & C_{L}=12 \mathrm{pF}, \text { see Figure } 42 \\ & C_{L}=12 \mathrm{pF}, \text { see Figure } 43 \\ & C_{L}=12 \mathrm{pF}, R_{\text {PuLLup }}=1 \mathrm{k} \Omega \text {, see Figure } 44 \\ & V_{S}=6 \mathrm{~V}, R_{S}=0 \Omega, C_{L}=1 \mathrm{nF}, \text { see Figure } 48 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{mHz} \text {, see Figure } 37 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{mHz} \text {, see Figure } 39 \\ & R_{L}=10 \mathrm{k} \Omega, V_{S}=6 \mathrm{~V} p-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} \text {, see } \\ & \text { Figure } 36 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \text {, see Figure } 38 \\ & R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz} \text {, see Figure } 38 \\ & V_{S}=6 \mathrm{~V}, f=1 \mathrm{MHz} \\ & V_{S}=6 \mathrm{~V}, f=1 \mathrm{MHz} \\ & V_{S}=6 \mathrm{~V}, f=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS <br> Normal Mode <br> $I_{D D}$ <br> lposfv <br> $I_{D D}+l_{\text {POSFV }}$ | $\begin{array}{\|l\|} \hline 1.3 \\ 0.15 \\ 2.15 \\ \hline \end{array}$ |  | 2.25 | mA typ mA typ mA max | $\begin{aligned} & V_{D D}=P O S F V=13.2 \mathrm{~V}, \mathrm{~V}_{S S}=\mathrm{NEGFV}=0 \mathrm{~V}, \mathrm{GND}=0 \\ & \mathrm{~V} \text {, digital inputs }=0 \mathrm{~V}, 5 \mathrm{~V}, \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |

## SPECIFICATIONS

Table 3. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {GND }}$ | 0.75 |  |  | mA typ |  |
|  | 1.4 |  | 1.5 | mA max |  |
| Iss | 0.55 |  |  | mA typ |  |
| $I_{\text {INEGFV }}$ | 0.2 |  |  | mA typ |  |
| $I_{\text {SS }}+I_{\text {NEGFV }}$ | 0.95 |  | 1.0 | mA max |  |
| Fault Mode |  |  |  |  | $\mathrm{V}_{S}= \pm 55 \mathrm{~V}$, all channels in fault |
| $I_{\text {D }}$ | 1.4 |  |  | mA typ |  |
| IPOSFV | 0.2 |  |  | mA typ |  |
| $\mathrm{IDD}_{\text {d }}+\mathrm{I}_{\text {POSFV }}$ | 2.5 |  | 2.8 | mA max |  |
| $\mathrm{I}_{\text {GND }}$ | 0.9 |  |  | mA typ |  |
|  | 1.8 |  | 1.9 | mA max |  |
| $\mathrm{I}_{\text {SS }}$ | 0.55 |  |  | mA typ | Digital inputs $=5 \mathrm{~V}$ |
| $I_{\text {INEGFV }}$ | 0.2 |  |  | mA typ |  |
| $I_{S S}+I_{\text {NEGFV }}$ | 1.2 |  | 1.3 | mA max | $\mathrm{V}_{S}= \pm 55 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=0 \mathrm{~V}$ |
| $V_{D D} N_{S S}$ |  |  | 8 | $V$ min | GND $=0 \mathrm{~V}$ |
|  |  |  | 44 | $V$ max | GND $=0 \mathrm{~V}$ |

## 36 V SINGLE SUPPLY

$V_{D D}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{DECOUPLING}}=0.1 \mu \mathrm{~F}$, unless otherwise noted.

## Table 4.

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, $\mathrm{R}_{\mathrm{ON}}$ <br> On-Resistance Match Between Channels, $\Delta R_{O N}$ <br> On-Resistance Flatness, $\mathrm{R}_{\mathrm{FLAT}(\mathrm{ON})}$ <br> Threshold Voltage, $\mathrm{V}_{\mathrm{T}}$ | $\begin{aligned} & 310 \\ & 335 \\ & 250 \\ & 270 \\ & 3 \\ & 8 \\ & 3 \\ & 3 \\ & 8 \\ & 62 \\ & 70 \\ & 1.5 \\ & 4.5 \\ & 0.7 \end{aligned}$ | 415 <br> 335 <br> 17 <br> 12.5 <br> 85 <br> 5 | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 480 \\ & 395 \\ & 19 \\ & 13.5 \\ & 100 \\ & 5 \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> V typ | $\begin{aligned} & V_{D D}=32.4 \mathrm{~V}, \mathrm{~V} \text { S }=0 \mathrm{~V}, \text { see Figure } 35 \\ & V_{S}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, I_{S}=-1 \mathrm{~mA} \\ & V_{S}=4.5 \mathrm{~V} \text { to } 28 \mathrm{~V}, I_{S}=-1 \mathrm{~mA} \\ & V_{S}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, I_{S}=-1 \mathrm{~mA} \\ & V_{S}=4.5 \mathrm{~V} \text { to } 28 \mathrm{~V}, I_{S}=-1 \mathrm{~mA} \\ & V_{S}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, I_{S}=-1 \mathrm{~mA} \\ & V_{S}=4.5 \mathrm{~V} \text { to } 28 \mathrm{~V}, I_{S}=-1 \mathrm{~mA} \end{aligned}$ <br> See Figure 27 |
| LEAKAGE CURRENTS <br> Source Off Leakage, IS (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $I_{D}(O n)$, $I_{S}(O n)$ | $\begin{aligned} & \pm 0.1 \\ & \pm 1 \\ & \pm 0.1 \\ & \pm 1 \\ & \pm 0.3 \\ & \pm 1.5 \end{aligned}$ | $\pm 2$ <br> $\pm 2$ <br> $\pm 5$ | $\pm 5$ <br> $\pm 5$ $\pm 10$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & V_{D D}=39.6 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} / 1 \mathrm{~V} \text {, see Figure } 33 \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} / 1 \mathrm{~V} \text {, see Figure } 33 \\ & V_{S}=V_{D}=1 \mathrm{~V} / 30 \mathrm{~V} \text {, see Figure } 34 \end{aligned}$ |
| FAULT <br> Source Leakage Current, IS |  |  |  |  |  |

## SPECIFICATIONS

Table 4. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| With Overvoltage | $\pm 58$ |  |  | $\mu \mathrm{A}$ typ | $V_{D D}=39.6 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, G N D=0 \mathrm{~V}, \mathrm{~V}_{S}=+55 \mathrm{~V},-40 \mathrm{~V},$ <br> see Figure 32 |
| Power Supplies Grounded or Floating | $\pm 25$ |  |  | $\mu \mathrm{Atyp}$ | $V_{D D}=0 \mathrm{~V}$ or floating, $V_{S S}=0 \mathrm{~V}$ or floating, $G N D=0 \mathrm{~V}$, $1 \mathrm{Nx}=0 \mathrm{~V}$ or floating, $\mathrm{V}_{\mathrm{S}}=+55 \mathrm{~V},-40 \mathrm{~V}$, see Figure 31 |
| Drain Leakage Current, $I_{D}$ With Overvoltage | $\pm 2$ |  |  | nA typ | $V_{D D}=39.6 \mathrm{~V}, V_{S S}=0 \mathrm{~V}, G N D=0 \mathrm{~V}, V_{S}=+55 \mathrm{~V},-40 \mathrm{~V},$ see Figure 32 |
| Power Supplies Grounded | $\begin{aligned} & \pm 8 \\ & \pm 5 \end{aligned}$ | $\pm 15$ | $\pm 50$ | nA max <br> nA typ | $\begin{aligned} & V_{D D}=0 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=+55 \mathrm{~V},-40 \mathrm{~V}, \mathrm{INx} \\ & =0 \mathrm{~V} \text {, see Figure } 31 \end{aligned}$ |
|  | $\pm 100$ | $\pm 100$ | $\pm 100$ | $n A$ max |  |
| Power Supplies Floating | $\pm 50$ | $\pm 50$ | $\pm 50$ | $\mu \mathrm{A}$ typ | $\begin{aligned} & V_{D D}=\text { floating, } V_{S S}=\text { floating, } G N D=0 \mathrm{~V}, \mathrm{~V}_{S}=+55 \mathrm{~V}, \\ & -40 \mathrm{~V}, I N x=0 \mathrm{~V} \text {, see Figure } 31 \end{aligned}$ |
| $\overline{\text { DIGITAL INPUTS/OUTPUTS }}$ |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |
| High, $\mathrm{V}_{\text {NH }}$ | $\pm 0.7$ |  | 2.0 | $V$ min | $V_{\text {IN }}=V_{G N D}$ or $V_{D D}$ |
| Low, $\mathrm{V}_{\text {INL }}$ |  |  | 0.8 | $V$ max |  |
| Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{l}_{\mathrm{NH}}$ |  |  | $\pm 1.2$ | $\mu \mathrm{A}$ typ |  |
|  | $\pm 1.1$ |  |  | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{C}_{\mathbb{N}}$ | 5.0 |  |  | pF typ |  |
| Output Voltage |  |  |  |  |  |
| High, $\mathrm{V}_{\mathrm{OH}}$ | 2.0 |  |  | $V$ min |  |
| Low, $\mathrm{V}_{\text {OL }}$ | 0.4 |  |  | $V$ max |  |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |
| Transition Time, TrRansition | 155 | 205 |  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 190 |  | 210 | ns max ns typ | $\mathrm{V}_{S}=18 \mathrm{~V}$, see Figure 47 |
| $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}})$ | 160 |  |  |  | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 195 | 210 | 220 | ns typ ns max | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$, see Figure 46 |
| $\mathrm{t}_{\text {OFF }}(\overline{\mathrm{EN}})$ | 95 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 115 | 125 | 130 | ns max | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$, see Figure 46 |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | 100 |  | 70 | ns typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  |  | ns min | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}$, see Figure 45 |
| Overvoltage Response Time, tresponse $^{\text {a }}$ | 60 |  | 85 | ns typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, see Figure 40 |
|  | 80 | 85 |  | ns max |  |
| Overvoltage Recovery Time, $\mathrm{t}_{\text {RECOVERY }}$ | 1400 | $2100$ |  | ns typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$, see Figure 41 |
|  | 1900 |  | 2200 | ns max |  |
| Interrupt Flag Response Time, $\mathrm{t}_{\text {IIGRESP }}$ | 85 |  |  | ns typ | $C_{L}=12 \mathrm{pF}$, see Figure 42 |
| Interrupt Flag Recovery Time, t ${ }_{\text {DIGREC }}$ | 65 |  |  | $\mu \mathrm{styp}$ | $C_{L}=12 \mathrm{pF}$, see Figure 43 |
|  | 1600 |  |  | ns typ | $\mathrm{C}_{\mathrm{L}}=12 \mathrm{pF}, \mathrm{R}_{\text {PULLUP }}=1 \mathrm{k} \Omega$, see Figure 44 |
| Charge Injection, $\mathrm{Q}_{\text {\|NJ }}$ | -1.4 |  |  | pC typ | $V_{S}=18 \mathrm{~V}, \mathrm{R}_{S}=0 \Omega, C_{L}=1 \mathrm{nF}$, see Figure 48 |
| Off Isolation | -74 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 37 |
| Channel-to-Channel Crosstalk | -85 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 39 |
| Total Harmonic Distortion Plus Noise, THD + N | 0.007 |  |  | \% typ | $R_{L}=10 \mathrm{k} \Omega, V_{S}=18 \mathrm{Vp}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz , see Figure 36 |
| -3 dB Bandwidth | 355 |  |  | MHz typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}$, see Figure 38 |
| Insertion Loss | 10.5 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, see Figure 38 |
| $\mathrm{C}_{S}$ (Off) | 4 |  |  | pF typ | $\mathrm{V}_{S}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}$ (Off) | 4 |  |  | pF typ | $V_{S}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{S}(\mathrm{On})$ | 9 |  |  | pF typ | $V_{S}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |

## SPECIFICATIONS

Table 4. (Continued)

| Parameter | $+25^{\circ} \mathrm{C}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } \\ & +125^{\circ} \mathrm{C} \end{aligned}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{POSFV}=39.6 \mathrm{~V}, \mathrm{~V}_{S S}=\mathrm{NEGFV}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \\ & \text { digital inputs }=0 \mathrm{~V}, 5 \mathrm{~V}, \text { or } \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| Normal Mode |  |  |  |  |  |
| $I_{\text {D }}$ | 1.3 |  |  | mA typ |  |
| IPOSFV | 0.15 |  |  | mA typ |  |
| $\mathrm{IDD}_{\text {+ }}+\mathrm{I}_{\text {POSFV }}$ | 2.15 |  | 2.25 | mA max |  |
| $\mathrm{I}_{\text {GND }}$ | 0.75 |  |  | mA typ |  |
|  | 1.4 |  | 1.5 | mA max |  |
| $\mathrm{I}_{\text {ss }}$ | 0.55 |  |  | mA typ |  |
| InegFV | 0.2 |  |  | mA typ |  |
| $I_{\text {SS }}+I_{\text {NEGFV }}$ | 0.95 |  | 1.0 | mA max |  |
| Fault Mode |  |  |  |  | $\mathrm{V}_{\mathrm{S}}=+55 \mathrm{~V},-40 \mathrm{~V}$, all channels in fault |
| $\mathrm{I}_{\mathrm{DD}}$ | 1.4 |  |  | mA typ |  |
| lposFV | 0.2 |  |  | mA typ |  |
| $\mathrm{l}_{\mathrm{DD}}+\mathrm{l}_{\text {POSFV }}$ | 2.5 |  | 2.8 | mA max |  |
| $\mathrm{I}_{\text {GND }}$ | 0.9 |  |  | mA typ |  |
|  | 1.8 |  | 1.9 | mA max |  |
| $\mathrm{I}_{\text {S }}$ | 0.55 |  |  | mA typ |  |
| $I_{\text {NEGFV }}$ | 0.2 |  |  | mA typ |  |
| $I_{\text {SS }}+I_{\text {NEGFV }}$ | 1.2 |  | 1.3 | mA max |  |
| $V_{D D} N_{S S}$ |  |  | 8 | $V$ min | GND $=0 \mathrm{~V}$ |
|  |  |  | 44 | $\checkmark$ max | GND $=0 \mathrm{~V}$ |

## CONTINUOUS CURRENT PER CHANNEL, SX OR DX

$S x$ is the $S 1 A$ to $S 3 A$ and $S 1 B$ to $S 3 B$ pins.
Table 5.

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 20-\mathrm{LEAD} \text { TSSOP } \\ & \theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |  |  |  |  |  |
|  | $\begin{aligned} & 17 \\ & 10 \end{aligned}$ | $\begin{aligned} & 11 \\ & 7 \end{aligned}$ | $\begin{aligned} & 7 \\ & 5 \end{aligned}$ | mA max mA max | $\begin{aligned} & V_{S}=V_{S S} \text { to } V_{D D}-4.5 \mathrm{~V} \\ & V_{S}=V_{S S} \text { to } V_{D D} \end{aligned}$ |
| $\begin{aligned} & \text { 20-LEAD LFCSP } \\ & \theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ |  |  |  |  |  |
|  | $\begin{aligned} & 29 \\ & 17 \end{aligned}$ | $\begin{aligned} & 18 \\ & 11 \end{aligned}$ | $\begin{aligned} & 9 \\ & 7 \end{aligned}$ | mA max mA max | $\begin{aligned} & V_{S}=V_{S S} \text { to } V_{D D}-4.5 \mathrm{~V} \\ & V_{S}=V_{S S} \text { to } V_{D D} \end{aligned}$ |

## ABSOLUTE MAXIMUM RATINGS

$T_{A}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {d }}$ to $\mathrm{V}_{S S}$ | 48 V |
| $V_{D D}$ to GND | -0.3 V to +48 V |
| $V_{\text {SS }}$ to GND | -48 V to +0.3 V |
| POSFV to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| NEGFV to GND | $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to +0.3 V |
| Sx Pins | -55 V to +55 V |
| Sx to $V_{D D}$ or $V_{S S}$ | 80 V |
| $V_{S}$ to $V_{D}$ | 80 V |
| Dx Pins ${ }^{1}$ | NEGFV - 0.7 V to POSFV +0.7 V or 30 mA , whichever occurs first |
| Digital Inputs | GND - 0.7 V to 48 V or 30 mA , whichever occurs first |
| Peak Current, Sx or Dx Pins | 44.5 mA (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle maximum) |
| Continuous Current, Sx or Dx Pins | Data ${ }^{2}+15 \%$ |
| Digital Outputs | GND - 0.7 V to 6 V or 30 mA , whichever occurs first |
| Dx Pins, Overvoltage State, Load Current | 1 mA |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\text {JA }}$ |  |
| 20-Lead TSSOP, Thermal Impedance (4-Layer Board) | $112.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead LFCSP, Thermal Impedance (4Layer Board) | $30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb Free | As per JEDEC J-STD-020 |
| 1 Overvoltages at the Dx pins are clamped by internal diodes. Limit the current to the maximum ratings given. |  |
| 2 See Table 5. |  |

Stresses at or above those listed under Absolute Maximum Ratings cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Only one absolute maximum rating can be applied at any one time.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. Charged devi- <br> ces and circuit boards can discharge without detection. Although <br> this product features patented or proprietary protection circuitry, <br> damage may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to avoid <br> performance degradation or loss of functionality. |
| :---: | :---: |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. ADG5243F Pin Configuration (TSSOP)


NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY

FOR INCREASED REALIBITY OF THE SOLDER JOINTS AND
MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT
THE PAD BE SOLDERED TO HE SUBTRATE, $V_{\text {SS }}$.

Figure 3. ADG5243F Pin Configuration (LFCSP)
Table 7. Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP |  |  |
| 1 | 19 | IN1/F1 | Logic Control Input (IN1) (See Table 8.) <br> Decoder Pin (F1). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition (see Table 9). |
| 2 | 20 | IN2/F2 | Logic Control Input (IN2) (See Table 8). <br> Decoder Pin (F2). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition (see Table 9). |
| 3 | 1 | S1A | Overvoltage Protected Source Terminal 1A. This pin can be an input or an output. |
| 4 | 2 | D1 | Drain Terminal 1. This pin can be an input or an output. |
| 5 | 3 | S1B | Overvoltage Protected Source Terminal 1B. This pin can be an input or an output. |
| 6 | 4 | S2B | Overvoltage Protected Source Terminal 2B. This pin can be an input or an output. |
| 7 | 5 | D2 | Drain Terminal 2. This pin can be an input or an output. |
| 8 | 6 | S2A | Overvoltage Protected Source Terminal 2A. This pin can be an input or an output. |
| 9 | 7 | NEGFV | Negative Fault Voltage. This pin is the negative supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to $\mathrm{V}_{S S}$. |
| 10 | 8 | SF | Specific Fault Digital Output. This pin has a high output when the device is in normal operation or a low output when a fault condition is detected on a specific pin, depending on the state of F , F 1 , and F 2 as shown in Table 9. The SF pin has a weak internal pull-up resistor, nominally 3 V output. |
| 11 | 9 | FF | Fault Flag Digital Output. This pin has a high output when the device is in normal operation, or a low output when a fault condition occurs on any of the Sx inputs. The FF pin has a weak internal pull-up resistor that allows multiple signals to be combined into a single interrupt for larger modules that contain multiple devices. |
| 12 | 10 | POSFV | Positive Fault Voltage. This pin is the positive supply voltage that determines the overvoltage protection level. If a secondary supply is not used, connect this pin to $\mathrm{V}_{\mathrm{DD}}$. |
| 13 | 11 | S3A | Overvoltage Protected Source Terminal 3A. This pin can be an input or an output. |
| 14 | 12 | D3 | Drain Terminal 3. This pin can be an input or an output. |
| 15 | 13 | S3B | Overvoltage Protected Source Terminal 3B. This pin can be an input or an output. |
| 16 | 14 | $V_{S S}$ | Most Negative Power Supply Potential. |
| 17 | 15 | $V_{D D}$ | Most Positive Power Supply Potential. |
| 18 | 16 | GND | Ground (0 V) Reference. |
| 19 | 17 | EN/FO | Active Low Digital Input. When this pin is high, the device is disabled and all switches are off. When this pin is low, the INx logic inputs determine the on switches. <br> Decoder Pin (FO). This pin is used together with the specific fault pin (SF) to indicate which input is in a fault condition (see Table 9). |
| 20 | 18 | IN3 | Logic Control Input (See Table 8). |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 7. Pin Function Descriptions (Continued)

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| TSSOP | LFCSP | Mnemonic | Description |
|  | Exposed <br> Pad | EP | The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is <br> recommended that the pad be soldered to the substrate, $V_{S S}$. |

Table 8. Switch Selection Truth Table

| $\overline{\text { EN }}$ | INx | SxA | SxB |
| :--- | :--- | :--- | :--- |
| 1 | $X^{1}$ | Off | Off |
| 0 | 0 | Off | On |
| 0 | 1 | On | Off |

1 X means don't care.
Table 9. Fault Diagnostic Output Truth Table

| Switch in Fault ${ }^{1}$ | State of Specific Flag (SF) with Control Inputs (F2, F1, F0) |  |  |  |  |  | State of Fault Flag (FF) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0, 0, 0 | 0, 1, 0 | 1,0,0 | 1, 0, 1 | 1, 1, 0 | 1,1,1 |  |
| None | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| S1A | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| S1B | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| S2B | 1 | 1 | 0 | 1 | 1 | 1 | 0 |
| S2A | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| S3B | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| S3A | 1 | 1 | 1 | 1 | 1 | 0 | 0 |

${ }^{1}$ More than one switch can be in fault. See the Applications Information section for more information.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. $R_{O N}$ as a Function of $V_{S}, V_{D}$, Dual Supply


Figure 5. $R_{O N}$ as a Function of $V_{S}, V_{D}, 12$ V Single Supply


Figure 6. $R_{O N}$ as a Function of $V_{S}, V_{D}, 36 \mathrm{~V}$ Single Supply


Figure 7. $R_{0 N}$ as a Function of $V_{S}, V_{D}$ for Different Temperatures, $\pm 15 \mathrm{~V}$ Dual Supply


Figure 8. $R_{O N}$ as a Function of $V_{S}, V_{D}$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 9. $R_{O N}$ as a Function of $V_{S}, V_{D}$ for Different Temperatures, 12 V Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. $R_{O N}$ as a Function of $V_{S}, V_{D}$ for Different Temperatures, 36 V Single Supply


Figure 11. Leakage Current vs. Temperature, $\pm 15$ V Dual Supply


Figure 12. Leakage Current vs. Temperature, $\pm 20$ V Dual Supply


Figure 13. Leakage Current vs. Temperature, 12 V Single Supply


Figure 14. Leakage Current vs. Temperature, 36 V Single Supply


Figure 15. Overvoltage Leakage Current vs. Temperature, $£ 15$ V Dual Supply

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 16. Overvoltage Leakage Current vs. Temperature, $\pm 20$ V Dual Supply


Figure 17. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply


Figure 18. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply


Figure 19. Off Isolation vs. Frequency, $\pm 15$ V Dual Supply


Figure 20. Crosstalk vs. Frequency, $\pm 15$ V Dual Supply


Figure 21. Charge Injection vs. Source Voltage (VS), Single Supply

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 22. Charge Injection vs. Source Voltage ( $V_{s}$ ), Dual Supply


Figure 23. ACPSRR vs. Frequency, $\pm 15$ V Dual Supply


Figure 24. THD + N vs. Frequency


Figure 25. Bandwidth vs. Frequency


Figure 26. $t_{\text {TRANSIIION }}$ vs. Temperature


Figure 27. Threshold Voltage $\left(V_{T}\right)$ vs. Temperature

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 28. Drain Output Response to Positive Overvoltage ( $R_{L}=1 \mathrm{k} \Omega$ )


Figure 29. Drain Output Response to Negative Overvoltage ( $R_{L}=1 \mathrm{k} \Omega$ )


Figure 30. Large Signal Voltage Tracking vs. Frequency

## TEST CIRCUITS



Figure 31. Switch Unpowered Leakage


Figure 32. Switch Overvoltage Leakage


Figure 33. Off Leakage


Figure 34. On Leakage


Figure 35. On Resistance


Figure 36. $T H D+N$


Figure 37. Off Isolation


Figure 38. Bandwidth

## TEST CIRCUITS



Figure 39. Channel-to-Channel Crosstalk


Figure 40. Overvoltage Response Time, tresponse


NOTES

1. THEOUTPUT STARTS FROM THE POSFV CLAMP LEVEL WITHOUT A 1k RESISTOR
(INTERNAL 4OKR PULL-UP RESISTOR TO THE POSFV SUPPLY RAIL DURING A FAULT).
Figure 41. Overvoltage Recovery Time, $t_{\text {RECOVERY }}$

## TEST CIRCUITS



Figure 42. Interrupt Flag Response Time, $t_{\text {DIGRESP }}$


Figure 43. Interrupt Flag Recovery Time, $t_{\text {DIGREC }}$


Figure 44. Interrupt Flag Recovery Time, $t_{\text {DIGREC }}$, with a $1 \mathrm{k} \Omega$ Pull-Up Resistor


Figure 45. Break-Before-Make Time Delay, $t_{D}$

## TEST CIRCUITS



Figure 46. Enable Delay, $\mathrm{t}_{\mathrm{ON}}(\overline{\mathrm{EN}}), \mathrm{t}_{\mathrm{OFF}}(\overline{\mathrm{EN}})$


Figure 47. Digital Control Input to Output Switching Time, $\mathrm{t}_{\text {TRANSIIION }}$


Figure 48. Charge Injection, $Q_{I N J}$

## TERMINOLOGY

## $I_{D D}$

$I_{D D}$ represents the positive supply current.

## Iss

$I_{S S}$ represents the negative supply current.

## Iposfv

$I_{\text {POSFv }}$ represents the positive secondary supply current.

## $\mathbf{I}_{\text {NEGFV }}$

$I_{\text {NEGFV }}$ represents the negative secondary supply current.

## $V_{D}$

$V_{D}$ represents the analog voltage on the $D x$ pins.

## $V_{s}$

$V_{S}$ represents the analog voltage on the $S x$ pins.

## $\mathrm{R}_{\mathrm{ON}}$

$\mathrm{R}_{\mathrm{NX}}$ represents the ohmic resistance between the Dx pins and the Sx pins.

## $\Delta \mathbf{R}_{\mathrm{ON}}$

$\Delta R_{O N}$ represents the difference between the $R_{O N}$ of any two channels.

## $\mathrm{R}_{\text {FLAt(ON) }}$

$\mathrm{R}_{\text {FLAT(ON) }}$ is the flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.

## $I_{S}$ (Off)

$I_{S}$ (off) is the source leakage current with the switch off.

## $I_{D}$ (Off)

$I_{D}$ (off) is the drain leakage current with the switch off.

## $I_{D}(O n), I_{S}(O n)$

$I_{D}$ (on) and $I_{S}(0 n)$ represent the channel leakage currents with the switch on.

## $\mathrm{V}_{\mathrm{INL}}$

$V_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$V_{\text {INH }}$
$V_{I N H}$ is the minimum input voltage for Logic 1 .

## $\mathbf{I}_{\mathrm{INL}}, \mathbf{I}_{\mathbf{I N H}}$

$I_{\text {INL }}$ and $\mathrm{I}_{\mathrm{INH}}$ represent the low and high input currents of the digital inputs.

## $C_{D}$ (Off)

$C_{D}$ (off) represents the off switch drain capacitance, which is measured with reference to ground.

## $\mathrm{C}_{\mathrm{S}}$ (Off)

$\mathrm{C}_{\mathrm{S}}$ (off) represents the off switch source capacitance, which is measured with reference to ground.

## $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{s}}(\mathrm{On})$

$C_{D}$ (on) and $\mathrm{C}_{S}$ (on) represent the on switch capacitances, which are measured with reference to ground.

## $\mathrm{C}_{\text {IN }}$

$\mathrm{C}_{\mathbb{N}}$ is the digital input capacitance.
$t_{O N}$ (EN)
$\mathrm{t}_{\mathrm{ON}}$ (EN represents the delay between applying the digital control input and the output switching on (see Figure 46).

## $t_{\text {OFF }}$ (EN)

$t_{\text {OFF }}(\overline{E N})$ represents the delay between applying the digital control input and the output switching off (see Figure 46).

## $\mathbf{t}_{\text {tRANSITION }}$

$t_{\text {TRANSITION }}$ represents the delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one switch state to another.

## $t_{D}$

$t_{D}$ represents the off time measured between the $80 \%$ points of both switches when switching from one state to another.

## $t_{\text {DIGRESP }}$

$\mathrm{t}_{\text {DIGRESP }}$ is the time required for the FF pin to go low $(0.3 \mathrm{~V})$, measured with respect to the voltage on the source pin exceeding the supply voltage by 0.5 V .

## tbigrec

$\mathrm{t}_{\text {DIGREC }}$ is the time required for the FF pin to return high, measured with respect to the voltage on the $S x$ pin falling below the supply voltage plus 0.5 V .

## $t_{\text {RESPONSE }}$

$t_{\text {RESPONSE }}$ represents the delay between the source voltage exceeding the supply voltage by 0.5 V and the drain voltage falling to $90 \%$ of the supply voltage.

## $\mathbf{t}_{\text {RESPONSE }}(\overline{\mathrm{EN}})$

$t_{\text {RESPONSE }}(\overline{\mathrm{EN}})$ represents the delay between the enable pin being asserted and the drain reaching $90 \%$ of POSFV or NEGFV for a switch that is in fault.

## TERMINOLOGY

## $t_{\text {RECOVERY }}$

$t_{\text {RECOVERY }}$ represents the delay between an overvoltage on a Sx pin falling below the supply voltage plus 0.5 V and the drain voltage rising from 0 V to $10 \%$ of the supply voltage.

## Off Isolation

Off isolation is a measure of unwanted signal coupling through an off switch.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Channel to Channel Crosstalk

Channel to channel crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Insertion Loss

Insertion loss is the loss due to the on resistance of the switch.

## -3 dB Bandwidth

$-3 d B$ bandwidth is the frequency at which the output is attenuated by 3 dB .

## AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is the ratio of the amplitude of signal on the output to the amplitude of the modulation. ACPSRR is a measure of the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

## On Response

On response is the frequency response of the on switch.
$V_{T}$
$V_{T}$ is the voltage threshold at which the overvoltage protection circuitry engages (see Figure 27).

## Total Harmonic Distortion Plus Noise (THD + N)

THD +N is the ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## THEORY OF OPERATION

## SWITCH ARCHITECTURE

Each channel of the ADG5243F consists of a parallel pair of N -channel diffused metal-oxide semiconductor (NDMOS) and Pchannel DMOS (PDMOS) transistors. This construction provides excellent performance across the signal range. The ADG5243F channels operate as standard switches when input signals with a voltage between POSFV and NEGFV are applied. For example, the on resistance is $250 \Omega$ typically and opening or closing the switch is controlled using the appropriate control pins.
Additional internal circuitry enables the switch to detect overvoltage inputs by comparing the voltage on a source pin with POSFV and NEGFV. A signal is considered overvoltage if it exceeds these secondary supply voltages by the voltage threshold, $\mathrm{V}_{\mathrm{T}}$. The threshold voltage is typically 0.7 V , but can range from 0.8 V at $-40^{\circ} \mathrm{C}$ down to 0.6 V at $+125^{\circ} \mathrm{C}$. See Figure 27 to see the change in $\mathrm{V}_{T}$ with operating temperature.

The maximum voltage that can be applied to any source input is +55 V or -55 V . When the device is powered using a single supply of 25 V or greater, the maximum negative signal level is reduced. It reduces from -55 V at $\mathrm{V}_{\mathrm{DD}}=+25 \mathrm{~V}$ to -40 V at $\mathrm{V}_{\mathrm{DD}}=+40 \mathrm{~V}$ to remain within the 80 V maximum rating. Construction of the process allows the channel to withstand 80 V across the switch when it is opened. These overvoltage limits apply whether the power supplies are present or not.


Figure 49. Switch Channel and Control Function
When an overvoltage condition is detected on a source pin ( Sx ), the switch automatically opens regardless of the digital logic state and the source pin becomes high impedance. If a source pin is selected that is in fault, the drain pin is pulled to the supply that was exceeded. For example, if the source voltage exceeds POSFV, the drain output pulls to POSFV. If the source voltage exceeds NEGFV, the drain output pulls to NEGFV. In Figure 28, the voltage on the drain pin can be seen to follow the voltage on the source pin until the switch turns off completely. The drain pin then pulls to GND due to the $1 \mathrm{k} \Omega$ load resistor; otherwise, it pulls to the POSFV supply. The maximum voltage on the drain is limited by the internal ESD diodes and the rate at which the output voltage discharges is dependent on the load at the pin.

During overvoltage conditions, the leakage current into and out of the source pins is limited to tens of microamperes. If the source
pin is unselected, only nanoamperes of leakage appear on the drain pin. However, if the source is selected, the pin is pulled to the supply rail. The device that pulls the drain pin to the rail has an impedance of approximately $40 \mathrm{k} \Omega$; thus, the Dx pin current is limited to approximately 1 mA during a shorted load condition. This internal impedance also determines the minimum external load resistance required to ensure that the drain pin is pulled to the desired voltage level during a fault.

When an overvoltage event occurs, the channels undisturbed by the overvoltage input continue to operate normally without additional crosstalk.

## ESD Performance

The drain pins have ESD protection diodes to the secondary supply rails and the voltage at these pins must not exceed the secondary supply voltages, POSFV and NEGFV. The source pins have specialized ESD protection that allows the signal voltage to reach $\pm 55 \mathrm{~V}$ regardless of supply voltage level. Exceeding $\pm 55 \mathrm{~V}$ on any source input can damage the ESD protection circuitry on the device. See Figure 49 for an overview of the switch channel.

## Trench Isolation

In the ADG5243F, an insulating oxide layer (trench) is placed between the NDMOS and the PDMOS transistors of each switch. Parasitic junctions, which occur between the transistors in junctionisolated switches, are eliminated, and the result is a switch that is latch-up immune under all circumstances. The device passes a JESD78D latch-up test of $\pm 500 \mathrm{~mA}$ for 1 sec , which is the harshest test in the specification.


Figure 50. Trench Isolation

## USER DEFINED FAULT PROTECTION

POSFV and NEGFV are required secondary power supplies that set the level at which the overvoltage protection is engaged.
POSFV can be supplied from 4.5 V to $\mathrm{V}_{\mathrm{DD}}$, and NEGFV can be supplied from $\mathrm{V}_{\text {SS }}$ to 0 V . If a secondary supply is not available, connect these pins to $V_{D D}$ (POSFV) and $V_{S S}$ (NEGFV). The over-

## THEORY OF OPERATION

voltage protection then engages at the primary supply voltages. When the voltages at the source inputs exceed POSFV or NEGFV by $V_{T}$, the switch turns off or, if the device is unpowered, the switch remains off. The switch input remains high impedance regardless of the digital input state and if it is selected, the drain pulls to either POSFV or NEGFV. Signal levels up to +55 V and -55 V are blocked in both the powered and unpowered condition as long as the 80 V limitation between the source and supply pins is met.

## Power-On Protection

The following conditions must be satisfied for the switch to be in the on condition:

- The primary supply must be $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{S S} \geq 8 \mathrm{~V}$.
- For POSFV, the secondary supply must be between 4.5 V and $V_{D D}$, and for NEGFV, the secondary supply must be between $V_{S S}$ and 0 V .
- The input signal must be between NEGFV $-\mathrm{V}_{T}$ and POSFV + $V_{T}$.
- The digital logic control input has selected the switch.

When the switch is turned on, signal levels up to the secondary supply rails are passed.

The switch responds to an analog input that exceeds POSFV or NEGFV by a threshold voltage, $\mathrm{V}_{\mathrm{T}}$, by turning off. The absolute input voltage limits are -55 V and +55 V , while maintaining an 80 V limit between the source pin and the supply rails. The switch remains off until the voltage at the source pin returns to between POSFV and NEGFV.

The fault response time (tresponse) when powered by $\pm 15 \mathrm{~V}$ dual supply is typically 90 ns and the fault recovery time (trecovery) is 745 ns . These vary with supply voltages and output load conditions.

The maximum stress across the switch channel is 80 V , therefore, the user must pay close attention to this limit under a fault condition.

For example, consider the case where the device is set up in a multiplexer configuration as shown in Figure 51.

- $V_{D D} V_{S S}$ and POSFV/NEGFV $= \pm 22 \mathrm{~V}, \mathrm{~S} 1 \mathrm{~A}=\mathrm{S} 2 \mathrm{~B}=+22 \mathrm{~V}, \mathrm{~S} 1 \mathrm{~B}$ $=+55 \mathrm{~V}$, and $\mathrm{S} 2 \mathrm{~A}=-55 \mathrm{~V}$.
- S1A and S2A are selected.
- The voltage between S 1 B and $\mathrm{D} 1=+55 \mathrm{~V}-(22 \mathrm{~V})=+33 \mathrm{~V}$.
- The voltage between S2B and D2 $=+22 \mathrm{~V}-(-55 \mathrm{~V})=+77 \mathrm{~V}$.

These calculations are all within device specifications: a 55 V maximum fault on the source inputs and a maximum of 80 V across the off switch channel.


Figure 51. ADG5243F in an Overvoltage Condition

## Power-Off Protection

When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance. This state ensures that no current flows and prevents damage to the switch or downstream circuitry. The switch output is a virtual open circuit.
The switch remains off regardless of whether the $V_{D D}$ and $V_{S S}$ supplies are 0 V or floating. A GND reference must always be present to ensure proper operation. Signal levels of up to $\pm 55 \mathrm{~V}$ are blocked in the unpowered condition.

## Digital Input Protection

The ADG5243F can tolerate digital input signals being present on the device without power. When the device is unpowered, the switch is guaranteed to be in the off state, regardless of the state of the digital logic signals.

The digital inputs are protected against positive faults of up to 44 V . The digital inputs do not offer protection against negative overvoltages. ESD protection diodes connected to GND are present on the digital inputs.

## Overvoltage Interrupt Flag

The voltages on the source inputs of the ADG5243F are continuously monitored, and the state of the switches is indicated by an active low digital output pin, FF.
The voltage on the FF pin indicates if any of the source input pins are experiencing a fault condition. The output of the FF pin is a nominal 3 V when all source pins are within normal operating range. If any source pin voltage exceeds the secondary supply voltage by $\mathrm{V}_{T}$, the FF output reduces to below 0.4 V .

Use the specific fault digital output pin, SF, to decode which inputs are experiencing a fault condition. The SF pin reduces to below 0.4 V when a fault condition is detected on a specific pin, depending on the state of F0, F1, and F2 (see Table 9).

## APPLICATIONS INFORMATION

The overvoltage protected family of switches and multiplexers provides robust solutions for instrumentation, industrial, automotive, aerospace, and other harsh environments where overvoltage signals can be present and the system must remain operational both during and after the overvoltage has occurred.

## POWER SUPPLY RAILS

To guarantee correct operation of the device, $0.1 \mu \mathrm{~F}$ decoupling capacitors are required on the primary and secondary supplies. If they are driven from the same supply, one set of $0.1 \mu \mathrm{~F}$ decoupling capacitors is sufficient.
The secondary supplies (POSFV and NEGFV) provide the current required to operate the fault protection and, thus, must be low impedance supplies. Therefore, they can be derived from the primary supplies by using a resistor divider and buffer.

The secondary supply rails (POSFV and NEGFV) must not exceed the primary supply rails ( $V_{D D}$ and $V_{S S}$ ) because this can lead to a signal passing through the switch unintentionally.

The ADG5243F can operate with bipolar supplies between $\pm 5 \mathrm{~V}$ and $\pm 22 \mathrm{~V}$. The supplies on $\mathrm{V}_{D D}$ and $\mathrm{V}_{S S}$ need not be symmetrical, but the $V_{D D}$ to $V_{S S}$ range must not exceed 44 V . The ADG5243F can also operate with single supplies between 8 V and 44 V with $\mathrm{V}_{\text {SS }}$ connected to GND.
The ADG5243F device is fully specified at $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V},+12 \mathrm{~V}$, and +36 V supply ranges.

## POWER SUPPLY SEQUENCING PROTECTION

The switch channel remains open when the device is unpowered and signals from -55 V to +55 V can be applied without damaging the device. The switch channel closes only when the supplies are connected, a suitable digital control signal is placed on the control pins, and the signal is within normal operating range. Placing the ADG5243F between external connectors and sensitive components offers protection in systems where a signal is presented to the source pins before the supply voltages are available.

## SIGNAL RANGE

The primary supplies define the on-resistance profile of the channel, whereas the secondary supplies define the signal range. Using voltages on POSFV and NEGFV that are lower than $V_{D D}$ and $V_{S S}$, the required signal can benefit from the flat on resistance in the center of the full signal capabilities of the device.

## POWER SUPPLY RECOMMENDATIONS

Analog Devices, Inc., has a wide range of power management products to meet the requirements of most high performance signal chains.

An example of a bipolar power solution is shown in Figure 52. The ADP7118 and ADP7182 can be used to generate clean positive and negative rails from the ADP5070 dual switching regulator out-
put. These rails can be used to power the ADG5243F, an amplifier, and/or a precision converter in a typical signal chain.


Figure 52. Bipolar Power Solution
Table 10. Recommended Power Management Devices

| Product | Description |
| :--- | :--- |
| ADP5070 | $1 \mathrm{~A} / 0.6 \mathrm{~A}$, dc-to-dc switching regulator with independent positive <br> and negative outputs |
| ADP7118 | $20 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO |
| ADP7142 | $40 \mathrm{~V}, 200 \mathrm{~mA}$, low noise, CMOS LDO |
| ADP7182 | $-28 \mathrm{~V},-200 \mathrm{~mA}$, low noise, linear regulator |

## HIGH VOLTAGE SURGE SUPPRESSION

The ADG5243F is not intended for use in very high voltage applications. The maximum operating voltage of the transistor is 80 V. In applications where the inputs are likely to be subject to overvoltages exceeding the breakdown voltage, use transient voltage suppressors (TVSs) or similar.

## INTELLIGENT FAULT DETECTION

The ADG5243F digital output pin, FF, can interface with a microprocessor or control system and can be used as an interrupt flag. This feature provides real-time diagnostic information on the state of the device and the system to which it connects.
The control system can use the digital interrupt, FF, to start a variety of actions, as follows:

- Initiating an investigation into the source of an overvoltage fault.
- Shutting down critical systems in response to the overvoltage condition.
- Using data recorders to mark data during these events as unreliable or out of specification.
For systems that are sensitive during a start-up sequence, the active low operation of the flag allows the system to ensure that the ADG5243F is powered on and that all input voltages are within the normal operating range before initiating operation.
The FF pin has a weak internal pull-up resistor, which allows the signals to combine into a single interrupt for larger modules that contain multiple devices.

The recovery time, $\mathrm{t}_{\text {DIGREC }}$, can be decreased from a typical $65 \mu \mathrm{~s}$ to 900 ns by using a $1 \mathrm{k} \Omega$ pull-up resistor.

The specific fault digital output, SF decodes which inputs are experiencing a fault condition. The SF pin reduces to below 0.4 V when a fault condition is detected on a specific pin, depending on the state of the F0, F1, and F2 pins (see Table 9).

## APPLICATIONS INFORMATION

## LARGE VOLTAGE, HIGH FREQUENCY

 SIGNALSFigure 30 illustrates the voltage range and frequencies that the ADG5243F can reliably convey. For signals that extend across the full signal range from $\mathrm{V}_{S S}$ to $\mathrm{V}_{\mathrm{DD}}$, keep the frequency below 1 MHz . If the required frequency is greater than 1 MHz , decrease the signal range appropriately to ensure signal integrity.

## OUTLINE DIMENSIONS



Figure 53. 20-Lead Thin Shrink Small Outline Package [TSSOP]
(RU-20)
Dimensions shown in millimeters


Figure 54. 20-Lead, Lead Frame Chip Scale Package [LFCSP] $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-20-8)
Dimensions shown in millimeters
Updated: October 25, 2022

## ORDERING GUIDE

|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| Model ${ }^{1}$ | Temperature Range | Package Description | Package |  |
| ADG5243FBCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20-$ Lead LFCSP $(4 \mathrm{~mm} \times 4 \mathrm{~mm}$ w/ EP $)$ | Reel, 1500 |  |
| ADG5243FBRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20-$ Lead TSSOP |  | CP-20-8 |
| ADG5243FBRUZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $20-$ Lead TSSOP | Reel, 1000 | RU-20 |

1 Z = RoHS Compliant Part.

## EVALUATION BOARDS

| Model $^{1}$ | Description |  |
| :--- | :--- | :---: |
| EVAL-ADG5243FEBZ $^{1} \mathrm{Z}=$ RoHS Compliant Part. | Evaluation Board |  |
|  |  |  |

[^0]
[^0]:    1 Z = RoHS Compliant Part.

