

Advance Information


# 16 Output Switch with SPI Control

The 33996 is a 16-output low side switch with a 24-bit serial input control. It is designed for a variety of applications including inductive, incandescent, and LED loads. The Serial Peripheral Interface (SPI) provides both input control and diagnostic readout. A Pulse Width Modulation (PWM) control input is provided for pulse width modulation of multiple outputs at the same duty cycle. A dedicated reset input provides the ability to clear all internal registers and turn all outputs off.

The 33996 directly interfaces with micro controllers and is compatible with both 3.3 and 5.0V CMOS logic levels. The 33996, in effect, serves as a bus expander and buffer with fault management features that reduce the MCU's fault management burden.

#### Features

- Designed to operate 5.0V 
   V<sub>PWR</sub> 
   27V
- 24 Bit SPI for control and fault reporting, 3.3/5.0V compatible
- Outputs are current limited (0.9 to 2.5A) to drive incandescent lamps
- · Output voltage clamp of +50V during inductive switching
- On/Off control of open load detect current (LED application)
- V<sub>PWR</sub> standby current < 10μA</li>
- R<sub>DS(ON)</sub> of 0.55Ω at 25°C typical
- · Independent over-temperature protection
- Output selectable for PWM control
- Output ON short-to-V<sub>BAT</sub> and off short-to-ground/open detection
- · Pb-free packaging designated by suffix code EK



ORDERING INFORMATION								
Device Temperature Range (T <sub>A</sub> ) Package								
MC33996EK/R2	-40°C to 125°C	32 SOICW-EP						
MCZ33996EK/R2	-40 C to 125 C	32 3010W-EF						





Figure 1. 33996 Simplified Application Diagram

 \* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.
 © Freescale Semiconductor, Inc., 2007-2008. All rights reserved.








**IINTERNAL BLOCK DIAGRAM** 

Figure 2. 33996 Simplified Internal Block Diagram





## **PIN CONNECTIONS**



#### Table 1. Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 10.

Pin	Pin Name	Formal Name	Definition
1, 2, 4, 5, 12, 13, 15–18, 20, 21, 28, 29, 31, 32	OUT0-OUT15	Output 0–Output 15	Open drain output pin.
3	SOPWR	SO <sub>PWR</sub> Supply	Power supply pin to the SO output driver.
6	VPWR	Battery Input	Battery supply input pin.
7–10, 23–26	GND	Ground	Ground for logic, analog, and power output devices.
11	SCLK	System Clock	System Clock for internal shift registers of the 33996.
14	CS	Chip Select	SPI control chip select input pin from the MCU to the 33996.
19	SI	Serial Input	Serial data input pin to the 33996.
22	SO	Serial Output	Serial data output pin.
27	RST	Reset	Active low reset input pin.
30	PWM	PWM Control	PWM control input pin. Supports PWM on any combination of outputs.
33	EP	Exposed Pad	Device will perform as specified with the Exposed Pad un-terminated (floating) however, it is recommended that the Exposed Pad be terminated to system ground.



# **ELECTRICAL CHARACTERISTICS**

#### **MAXIMUM RATINGS**

#### Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted.

Rating	Symbol	Value	Unit
ELECTRICAL RATINGS	·		
VPWR Supply Voltage <sup>(1)</sup>	V <sub>PWR</sub>	-1.5 to 50	V
SO Output Driver Power Supply Voltage <sup>(1)</sup>	SO <sub>PWR</sub>	-0.3 to 7.0	V
SPI Interface Logic Input Voltage ( $\overline{CS}$ , PWM, SI, SO, SCLK, $\overline{RST}$ ) <sup>(1)</sup>	V <sub>IN</sub>	-0.3 to 7.0	V
Output Drain Voltage	V <sub>D</sub>	-0.3 to 45	V
Frequency of SPI Operation <sup>(2)</sup>	f <sub>SPI</sub>	6.0	MHz
Output Clamp Energy <sup>(3)</sup>	E <sub>CLAMP</sub>	50	mJ
ESD Voltage <sup>(4)</sup>			V
Human Body Model Machine Model	V <sub>ESD1</sub> V <sub>ESD2</sub>	±2000 ±200	

#### THERMAL RATINGS

Operating Temperature			°C
Ambient	T <sub>A</sub>	-40 to 125	
Junction	ТJ	-40 to 150	
Case	T <sub>C</sub>	-40 to 125	
Storage Temperature	T <sub>STG</sub>	-55 to 150	°C
Power Dissipation $(T_A = 25^{\circ}C)^{(5)}$	PD	1.7	W
Peak Package Reflow Temperature During Reflow <sup>(6)</sup> , <sup>(7)</sup>	T <sub>PPRT</sub>	Note 7	°C
Thermal Resistance			°C/W
Junction-to-Ambient <sup>(8)</sup>	R <sub>θJA</sub>	75	
Junction- to-Lead <sup>(9)</sup>	R <sub>θJL</sub>	8.0	
Junction-to-Flag	R <sub>θJC</sub>	1.2	

Notes

- 1. Exceeding these limits may cause malfunction or permanent damage to the device.
- 2. This parameter is guaranteed by design but not production tested.
- 3. Maximum output clamp energy capability at 150°C junction temperature using single nonrepetitive pulse method.
- 4. ESD data available upon request. ESD testing is performed in accordance with the Human Body Model ( $C_{ZAP} = 100 \text{pF}$ ,  $R_{ZAP} = 1500\Omega$ ) and the Machine Model ( $C_{ZAP} = 200 \text{pF}$ ,  $R_{ZAP} = 0\Omega$ ).
- 5. Maximum power dissipation with no heat sink used.
- 6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.
- 8. Tested per JEDEC test JESD52-2 (single-layer PWB).
- 9. Tested per JEDEC test JESD51-8 (two-layer PWB).



## STATIC ELECTRICAL CHARACTERISTICS

#### Table 3. STATIC ELECTRICAL CHARACTERISTICS

 $Characteristics noted under conditions 3.1V \leq SO_{PWR} \leq 5.5V, \ 5.0V \leq V_{PWR} \leq 18V, \ -40^{\circ}C \leq T_A \leq 125^{\circ}C \ unless otherwise noted.$ Where applicable, typical values noted reflect the parameter 's approximate value with V\_{PWR} = 13V, \ T\_A = 25^{\circ}C.

Characteristic	Symbol	Min	Тур	Max	Unit
POWER SUPPLY (VPWR)	1		1	1	
Supply Voltage Range Fully Operational	V <sub>PWR(FO)</sub>	5.0	_	27	V
Supply Current All Outputs ON, I <sub>OUT</sub> = 0.3A	I <sub>PWR(ON)</sub>	_	4.0	8.0	mA
Sleep State Supply Current at $\overline{RST} \le 0.8$ and/or $SO_{PWR} \le 1.5V$	I <sub>PWR(SS)</sub>	-	1.0	10	μA
Over-voltage Shutdown	V <sub>OV</sub>	27.5	31.5	35	V
Over-voltage Shutdown Hysteresis	V <sub>OV(HYS)</sub>	0.6	1.4	2.3	V
VPWR Under-voltage Shutdown	V <sub>PWR(UV)</sub>	_	3.2	4.0	V
SPI Interface Logic Supply Voltage	SO <sub>PWR</sub>	3.1	_	5.5	V
SPI Interface Logic Supply Current (RST Pin High)	I <sub>SOPWR(RSTH)</sub>	100	_	500	μA
SPI Interface Logic Supply Current (RST Pin Low)	I <sub>SOPWR</sub> (RSTL)	-10	_	10	μA
SPI Interface Logic Supply Under-voltage Lockout Threshold	SO <sub>PWR(UNVOL)</sub>	1.5	2.5	3.0	V
POWER OUTPUT (VPWR)			I	•	
Drain-to-Source ON Resistance (I $_{OUT}$ = 0.35A, V $_{PWR}$ = 13V)	R <sub>DS(ON)</sub>	_	0.75	1.1	Ω
$T_J = 125^{\circ}C$		_	0.55	-	
$T_J = 25^{\circ}C$		_	0.45	-	
$T_J = -40^{\circ}C$					
Output Self-Limiting Current Outputs Programmed ON	I <sub>OUT(lim)</sub>	0.9	1.2	2.5	A
Output Fault Detect Threshold <sup>(10)</sup> Outputs Programmed OFF	V <sub>OUTth(F)</sub>	2.5	3.0	3.5	V
Output Off Open Load Detect Current <sup>(11)</sup>	I <sub>OCO</sub>	2.5	5.0	0.0	μA
Outputs Programmed OFF (V <sub>PWR</sub> = 5.0V, 13V, 18V)	1000	25	50	100	μΛ
Output Clamp Voltage	V <sub>CL</sub>				V
I <sub>OUT</sub> = 20mA		45	50	55	
Output Leakage Current SO <sub>PWR</sub> $\leq$ 1.5V, V <sub>OUT</sub> 1-16 = 18V	I <sub>OUT(lkg)</sub>	-10	2.0	10	μΑ
Over-temperature Shutdown (Outputs OFF) <sup>(12)</sup>	Τ	155	165	180	°C
Over-temperature Shutdown (Suppus Or 1) (12)	T <sub>LIM</sub>				-
Over-temperature Shutdown Hysteresis	T <sub>LIM(hys)</sub>	5.0	10	20	°C

Notes

10. Output Fault Detect Thresholds with outputs programmed OFF. Output Fault Detect Thresholds are the same for output open and shorts.

11. Output OFF Open Load Detect Current is the current required to flow through the load for the purpose of detecting the existence of an open load condition when the specific output is commanded to be OFF.

12. This parameter is guaranteed by design; however, it is not production tested.



#### Table 3. STATIC ELECTRICAL CHARACTERISTICS

 $Characteristics noted under conditions 3.1V \leq SO_{PWR} \leq 5.5V, 5.0V \leq V_{PWR} \leq 18V, -40^{\circ}C \leq T_A \leq 125^{\circ}C \text{ unless otherwise noted}.$ Where applicable, typical values noted reflect the parameter 's approximate value with  $V_{PWR}$  = 13V,  $T_A$  = 25°C.

Characteristic	Symbol	Min	Тур	Мах	Unit				
IGITAL INTERFACE (RST, SI, CS, SCLK, SO, PWM)									
Input Logic Voltage Thresholds (13)	VINLOGIC	0.8	-	2.2	V				
Input Logic Voltage Thresholds for RST	VINRST	0.8	_	2.2	V				
SI Pull-down Current	I <sub>SI</sub>				μA				
SI = 5.0 V		2.0	10	30					
CS Pull-up Current	I <sub>CS</sub>				μA				
$\overline{\text{CS}} = 0 \text{ V}$		-30	-10	-2.0					
SCLK Pull-down Current	I <sub>SCLK</sub>				μA				
SCLK = 5.0 V		2.0	10	30					
RST Pull-down Current	IRST				μA				
RST = 5.0 V		5.0	25	50					
PWM Pull-down Current	I <sub>PWM</sub>	2.0	10	30	μA				
SO High State Output Voltage	V <sub>SOH</sub>				V				
I <sub>SO-high</sub> = -1.6 mA		SO <sub>PWR</sub> -0.4	SO <sub>PWR</sub> -0.2	-					
SO Low State Output Voltage	V <sub>SOL</sub>				V				
I <sub>SO-low</sub> = 1.6 mA		-	-	0.4					
Input Capacitance on SCLK, SI, Tri-State SO, RST (14)	C <sub>IN</sub>	-	-	20	pF				

Notes

13. Upper and lower logic threshold voltage levels apply to SI, CS, SCLK, and PWM.

14. This parameter is guaranteed by design; however, it is not production tested.



#### DYNAMIC ELECTRICAL CHARACTERISTICS

#### Table 4. DYNAMIC ELECTRICAL CHARACTERISTICS

Characteristics noted under conditions of 3.1 V  $\leq$  SO<sub>PWR</sub>  $\leq$  5.5 V, 5.0 V  $\leq$  V<sub>PWR</sub>  $\leq$  18 V, -40°C  $\leq$  T<sub>A</sub>  $\leq$  125°C unless otherwise noted. Where applicable, typical values reflect the parameter's approximate average value with V<sub>PWR</sub> = 13 V, T<sub>A</sub> = 25°C.

Characteristic	Symbol	Min	Тур	Max	Unit					
POWER OUTPUT TIMING (VPWR)										
Output Slew Rate	SR				V/µs					
$R_{L} = 60\Omega^{(15)}$		1.0	2.0	10						
Output Turn ON Delay Time <sup>(16)</sup>	t <sub>DLY(ON)</sub>	1.0	2.0	10	μs					
Output Turn OFF Delay Time <sup>(16)</sup>	t <sub>DLY(OFF)</sub>	1.0	4.0	10	μs					
Output ON Short Fault Disable Report Delay <sup>(17)</sup>	t <sub>DLY(SHORT)</sub>	100	-	450	μs					
Output OFF Open Fault Delay Time (17)	t <sub>DLY(OPEN)</sub>	100	-	450	μs					
Output PWM Frequency	t <sub>FREQ</sub>	_	-	2.0	kHz					
DIGITAL INTERFACE TIMING (CS, SO, SI, SCLK) (23)			•	•	•					
Required Low State Duration on V <sub>PWR</sub> for Reset	t <sub>RST</sub>				μs					
$V_{PWR} \le 0.2V$ <sup>(18)</sup>		-	-	10						
Falling Edge of CS to Rising Edge of SCLK	t <sub>LEAD</sub>				ns					
Required Setup Time		100	_	-						
Falling Edge of SCLK to Rising Edge of $\overline{CS}$	t <sub>LAG</sub>				ns					
Required Setup Time		50	-	-						
SI to Falling Edge of SCLK	t <sub>SI(su)</sub>				ns					
Required Setup Time		16	-	-						
Falling Edge of SCLK to SI	t <sub>SI(hold)</sub>				ns					
Required Hold Time		20	-	-						
SI, CS, SCLK Signal Rise Time <sup>(19)</sup>	t <sub>R(SI)</sub>	_	5.0	-	ns					
SI, <del>CS</del> , SCLK Signal Fall Time <sup>(19)</sup>	t <sub>F(SI)</sub>	_	5.0	-	ns					
Time from Falling Edge of $\overline{CS}$ to SO Low-impedance <sup>(20)</sup>	t <sub>SO(EN)</sub>	_	-	50	ns					
Time from Rising Edge of $\overline{CS}$ to SO High-impedance <sup>(21)</sup>	t <sub>SO(DIS)</sub>	-	-	50	ns					
Time from Rising Edge of SCLK to SO Data Valid <sup>(22)</sup>	t <sub>VALID</sub>	_	25	80	ns					

Notes

15. Output slew rate measured across a  $60\Omega$  resistive load.

16. Output turn ON and OFF delay time measured from 50% rising edge of CS to 80% and 20% of initial voltage.

17. Duration of fault before fault bit is set. Duration between access times must be greater than 450 µs to read faults.

18. This parameter is guaranteed by design; however, it is not production tested.

19. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.

20. Time required for valid output status data to be available on SO pin.

21. Time required for output states data to be terminated at SO pin.

22. Time required to obtain valid data out from SO following the rise of SCLK with 200pF load.

23. This parameter is guaranteed by design. Production test equipment used 4.16MHz, 5.5/3.1V SPI Interface.



#### TIMING DIAGRAM




Figure 4. SPI Timing Characteristics



## **ELECTRICAL PERFORMANCE CURVES**




Figure 5. I<sub>PWR</sub> vs. Temperature




Figure 6. Sleep State I<sub>PWR</sub> vs. Temperature





Figure 7. R<sub>DS(ON)</sub> vs. Temperature





## FUNCTIONAL DESCRIPTION

The 33996 is designed and developed for automotive and industrial applications. It is a 16 output power switch having 24 bit serial control. The 33996 incorporates SMARTMOS technology having CMOS logic, bipolar/MOS analog

circuitry, and independent DMOS power output transistors. Many benefits are realized as a direct result of using this mixed technology. A simplified internal block diagram of the 33996 is shown in Figure 2, page 2.

#### FUNCTIONAL PIN DESCRIPTION

## CHIP SELECT (CS)

The system MCU selects the 33996 to be communicated with through the use of the Chip Select ( $\overline{CS}$ ) pin. When the  $\overline{CS}$  pin is in a logic low state, data can be transferred from the MCU to the 33996 and vise versa. Clocked-in data from the MCU is transferred from the 33996 Shift register and latched into the power outputs on the rising edge of the  $\overline{CS}$  signal. On the falling edge of the  $\overline{CS}$  signal, output fault status information is transferred from the Power Outputs Status register into the device's SO Shift register. The SO pin output driver is enabled when  $\overline{CS}$  is low, allowing information to be transferred from the 33996 to the MCU. To avoid any spurious data, it is essential the high-to-low transition of the  $\overline{CS}$  signal occur only when SCLK is in a logic low state.

#### SYSTEM CLOCK (SCLK)

The System Clock (SCLK) pin clocks the Internal Shift registers of the 33996. The Serial Input (SI) pin accepts data into the Input Shift register on the falling edge of the SCLK signal, while the Serial Output (SO) pin shifts data information out of the Shift register on the rising edge of the SCLK signal. False clocking of the Shift register must be avoided, ensuring validity of data. It is essential that the SCLK pin be in a logic low state whenever the  $\overline{CS}$  pin makes any transition. For this reason, it is recommended, though not necessary, that the SCLK pin is commanded to a low logic state as long as the device is not accessed ( $\overline{CS}$  in logic high state). When the  $\overline{CS}$  is in a logic high state, any signal at the SCLK and SI pins is ignored and the SO is tri-stated (high impedance).

#### **SERIAL INPUT (SI)**

The Serial Input (SI) pin is used to enter one of seven serial instructions into the 33996. SI SPI bits are latched into the Input Shift register on each falling edge of SCLK. The Shift register is full after 24 bits of information are entered. The 33996 operates on the command word on the rising edge of  $\overline{CS}$ . To preserve data integrity, exercise care not to transition SI as SCLK transitions from high to low state (see Figure 4, page 8).

#### **SERIAL OUTPUT (SO)**

The Serial Output (SO) pin transfers fault status data from the 33996 to the MCU. The SO pin remains tri-state until the  $\overline{CS}$  pin transitions to a logic low state. All faults on the 33996 are reported to the MCU as logic [1]. Conversely, normal operating outputs with nonfaulted loads are reported as logic [0]. On the falling edge of the  $\overline{CS}$  signal, output fault status information is transferred from the Power Outputs Status register into the device's SO Shift register. The first eight positive transitions of SCLK will provide Any Fault (bit 23), over-voltage fault (bit 22), followed by six logic [0]s (bits 21 to 16). The next 16 successive positive transitions of SCLK provides fault status for output 15 to output 0. Refer to the <u>LOGIC OPERATION</u> section (below) for more information. The SI/SO shifting of data follows a first-in, firstout protocol, with both input and output words transferring the Most Significant Bit (MSB) first.

#### **OUTPUT DRIVER POWER SUPPLY (SOPWR)**

The SOPWR pin is used to supply power to the 33996 SO output driver and Power-ON Reset (POR) circuit. To achieve low standby current on VPWR supply, power must be removed from the SOPWR pin. The 33996 will be in reset with all drivers OFF when SO<sub>PWR</sub> is below 2.5V. The 33996 does not detect over-voltage on the SOPWR supply pin.

#### OUTPUT/INPUT (OUT0-OUT15)

These pins are low side output switches controlling the load.

#### RESET (RST)

The Reset (RST) pin is the active low reset input pin used to turn OFF all outputs, thereby clearing all internal registers.

#### **BATTERY INPUT (VPWR)**

The VPWR pin is used as the input power source for the 33996. The voltage on VPWR is monitored for over-voltage protection and shutdown. An over-voltage condition (>  $50\mu$ s) on the VPWR pin will cause the 33996 to shut down all outputs until the over-voltage condition is removed. Upon return to normal input voltage, the outputs will respond as programmed by the over-voltage bit in the Global Shutdown/Retry Control register. The over-voltage threshold on the VPWR pin is specified as 27.5 to 35 V with 1.4V typical hysteresis. Following an over-voltage shutdown of output drivers, the over-voltage Fault and the Any Fault bits in the SO bit stream will be logic [1].

#### **PWM CONTROL (PWM)**

The PWM Control pin is provided to support PWM of any combination of outputs. The <u>LOGIC OPERATION</u> section describes the logic for PWM control.



## **OPERATIONAL MODES**

On each SPI communication, a 24 bit command word is sent to the 33996 and 24 bit fault word is received from the 33996. The Most Significant Bit (MSB) is sent and received first.

Command Register Definition: 0 = Output Command Off 1 = Output Command On

SO Definition:

- 0 = No fault
- 1 = Fault

#### Table 5. Fault Operation

Serial Output (SO) Pins Reports

Over-temperature	Fault reported by Serial Output (SO) pin.
Over-current	SO pin reports short to battery/supply or over-current condition.
Output "ON' Open Load Fault	Not reported.
Output "OFF" Open Load Fault	SO pin reports output "OFF" open load condition.
Device Shutdowns	•


Over-voltage	Total device shutdown at $V_{PWR}$ = 27.5 V to 35 V. Resumes normal operation with proper voltage. Upon recovery all outputs assume previous state or OFF based on the Overvoltage bit in the Global Shutdown/Retry Control Register.
Over-temperature	Only the output experiencing an over-temperature fault shuts down. Output may auto-retry or remain off according to the control bits in the Global Shutdown/Retry Control Register.
Over-current	Output will remain in current limit 0.9 A to 2.5 A until thermal limit is reached. When thermal limit is reached, device will enter over-temperature shutdown. Output will operate as programmed in the Global Shutdown/Retry Control Register. Fault flag in SO Response word will be set.

#### **MCU INTERFACE DESCRIPTION**

In operation the 33996 functions as a 16-output serial switch serving as a microcontroller (MCU) bus expander and buffer with fault management and fault reporting features. In doing so, the device directly relieves the MCU of the fault management functions.

The 33996 directly interfaces to an MCU and operates at system clock serial frequencies up to 6.0MHz using a Serial Peripheral Interface (SPI) for control and diagnostic readout.

Figure 9 shows the basic SPI configuration between an MCU and one 33996.



#### Figure 9. 33996 SPI Interface with Microcontroller

All inputs are compatible with 3.3/5.0V CMOS logic levels and incorporate positive logic. An input that is programmed to a logic low state (< 0.8V) will have the corresponding output OFF. Conversely, an input programmed to a logic high state (> 2.2V) will have the output being controlled ON.



Diagnostics is treated in a similar manner—outputs with a fault will feedback (via SO) to the MCU a logic [1], while normal operating outputs will provide a logic [0].

The 33996 may be controlled and provide diagnostics using a daisy chain configuration or in parallel mode. Figure 10 shows the daisy chain configuration using the 33996. Data from the MCU is clocked daisy chain through each device while the Chip Select bit ( $\overline{CS}$ ) is commanded low by the MCU. During each clock cycle, output status from the daisy-chained 33996s is being transferred back to the MCU via the Master In Slave Out (MISO) line. On rising edge of  $\overline{CS}$ , data stored in the input register is transferred to the output driver. Daisy chain control of the 33996 requires 24 bits per device.

Multiple 33996 devices can be controlled in a parallel input fashion using the SPI. <u>Figure 11</u>, page <u>12</u>, illustrates potentially 32 loads being controlled by two dedicated parallel MCU ports used for chip select.




Figure 10. 33996 SPI System Daisy Chain




Figure 11. Parallel Inputs SPI Control



# LOGIC COMMANDS AND REGISTERS

#### **INTRODUCTION**

The 33996 provides flexible control of 16 low-side driver outputs. The device allows PWM and ON/OFF control through the use of several 24 bit input command words. This section describes the logic operation and command registers of the 33996.

The 33996 message set consists of seven messages as shown in <u>Table 6</u>. Bits 23 through 18 determine the specific

command and bits 15 through 0 determine how a specific output will operate. The 33996 operates on the command word on the rising edge of  $\overline{CS}$ .

**Note** Upon Power-ON Reset all bits are defined as shown in <u>Table 6</u>.

	MSB			Bits LSB																				
Commands	23	22	21	20	10 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								0											
ON/OFF Control 0=off, 1=on	0	0	0	0	0	0	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Open Load Current Enable 0=disable, 1=enable	0	0	0	0	0	1	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Global Shutdown/Retry Control 0=shutdown, 1=retry	0	0	0	0	1	0	Thermal Bit 0	Over- voltage 0	x	x	х	х	x	х	x	x	x	x	х	x	х	х	х	x
SFPD Control 1=therm only, 0=V <sub>DS</sub>	0	0	0	0	1	1	х	х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
PWM Enable 0=SPI only, 1=PWM	0	0	0	1	0	0	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
AND/OR Control 0=PWM pin AND with SPI 1=PWM pin OR with SPI	0	0	0	1	0	1	х	х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Reset	0	0	0	1	1	0	х	Х	х	х	х	х	х	х	х	х	х	Х	х	х	х	х	х	х
SO Response 0=No Fault, 1=Fault	Any Fault	over- volt- age	0	0	0	0	0	0	OUT 15	OUT 14	OUT 13	OUT 12	OUT 11	OUT 10	OUT 9	OUT 8	OUT 7	OUT 6	OUT 5	OUT 4	OUT 3	OUT 2	OUT 1	OUT 0

#### Table 6. SPI Control Commands

#### **ON/OFF CONTROL REGISTER**

To program the 16 outputs of the 33996 ON or OFF, a 24 bit serial stream of data is entered into the SI pin. The first 8 bits of the control word are used to identify the on/off command and the remaining 16 bits are used to turn ON or OFF the specific output driver.

# OPEN LOAD CURRENT ENABLE CONTROL REGISTER

The Open Load Current Enable Control register is provided to enable or disable the  $50\mu$ A open load detect pulldown current. This feature allows the device to be used in LED applications. Power-ON Reset (POR) or the RST pin or the RESET command disables the  $50\mu$ A pull-down current. No open load fault will be reported with the pull-down current disabled. For open load to be active, the user must program the Open Load Current Enable Control register with logic [1].

# GLOBAL SHUTDOWN/RETRY CONTROL REGISTER

The Global Shutdown/Retry Control register allows the user to select the global fault strategy for the outputs. The over-voltage control bit (bit 16) sets the operation of the

outputs when returning from over-voltage. Setting the overvoltage bit to logic [0] will force all outputs to remain off when  $V_{PWR}$  returns to normal level. Setting the over-voltage bit to logic [1] will command outputs to resume their previous state when  $V_{PWR}$  returns to normal level. Bit 17 is the global thermal bit. When bit 17 is set to logic [0], all outputs will shut down when thermal limit is reached and remain off even after cooled. With bit 17 set to logic [1], all outputs will shut down when thermal limit is reached and will retry when cooled.

#### SHORT FAULT PROTECT DISABLE (SFPD) CONTROL REGISTER

All outputs contain current limit and thermal shutdown with programmable retry. The SFPD control bits are used for fast shutdown of the output when over-current condition is detected but thermal shutdown has not been achieved.

The SFPD Control register allows the user to select specific outputs for incandescent lamp loads and specific outputs for inductive loads. By programming the specific SFPD bit as logic [1], output will rely on over-temperature shutdown only. Programming the specific SFPD bit as logic [0] will shut down the output after 100 to 450µs during turn on into short circuit. The decision for shutdown is based



on output drain-to-source voltage ( $V_{DS}$ ) > 2.7V. This feature is designed to provide protection to loads that experience more than expected currents and require fast shutdown. The 33996 is designed to operate in both modes with full device protection.

#### **PWM ENABLE REGISTER**


The PWM Enable register determines the outputs that are PWM controlled. The first 8 bits of the 24 bit SPI message word are used to identify the PWM enable command, and the remaining 16 bits are used to enable and disable the PWM of the output drivers.

A logic [0] in the PWM Enable register will disable the outputs as PWM. A logic [1] in the PWM Enable register will set the specific output as a PWM. Power-ON Reset or the RST pin or the RESET command will set the PWM Enable register to logic [0].

#### AND/OR CONTROL REGISTER

The AND/OR Control register describes the condition by which the PWM pin controls the output driver. A logic [0] in the AND/OR Control register will AND the PWM input pin with the ON/OFF Control register bit. Likewise, a logic [1] in the AND/OR Control register will OR the PWM input pin with the ON/OFF Control register bit (see Figure 12). For the AND/

OR control to occur, the PWM Enable bit must be set to logic [1].





#### SERIAL OUTPUT (SO) RESPONSE REGISTER

Fault reporting is accomplished through the SPI interface. All logic [1s] received by the MCU via the SO pin indicate fault. All logic [0s] received by the MCU via the SO pin indicate no fault. All fault bits are cleared on the positive edge of  $\overline{CS}$ . SO bits 15 to 0 represent the fault status of outputs 15 to 0. SO bits 21 to 16 will always return logic [0]. Bit 22 provides over-voltage condition status and bit 23 is set when any fault is present in the IC. The timing between two write words must be greater than 450µs to allow adequate time to sense and report the proper fault status.

#### **RESET COMMAND**

The RESET command turns all outputs OFF and sets the following registers to a POR state (refer to <u>Table 6</u>).

- ON/OFF Control Register
- SFPD Control Register
- PWM Enable Register
- AND/OR Control Register

The Open Load Current Enable and the Global Shutdown Registers are not affected by the RESET command.



# **TYPICAL APPLICATIONS**

#### **Power Consumption**

The 33996 has been designed with one Sleep mode and one Operational mode. In Sleep mode (SO<sub>PWR</sub>  $\leq$  2.0V) the current consumed by the VPWR pin is less than 10µA. To place the 33996 in Sleep mode, turn all outputs OFF and remove power from the SOPWR pin. During normal operation, 500µA is drawn from the SO<sub>PWR</sub> supply and 8.0mA from the V<sub>PWR</sub> supply.

#### **Paralleling of Outputs**

Using MOSFETs as output switches allows the connection of any combination of outputs together. The  $R_{DS(ON)}$  of MOSFETs has an inherent positive temperature coefficient, providing balanced current sharing between outputs without destructive operation. This mode of operation may be desirable in the event the application requires lower power dissipation or the added capability of switching higher currents. Performance of parallel operation results in a corresponding decrease in  $R_{DS(ON)}$ , while the Output Current Limit increases correspondingly. Output OFF Open Load Detect current may increase based on how the Output OFF Open Load Detect is programmed. Paralleling outputs from two or more different IC devices is possible but not recommended.

Care must be taken when paralleling outputs for inductive loads. The Output Voltage Clamp of the output drivers may not match. One MOSFET output must be capable of the inductive energy from the load turn OFF.

#### **SPI Integrity Check**

Checking the integrity of the SPI communication is recommended upon initial power-up of the SOPWR pin. After initial system start-up or reset, the MCU writes one 48-bit pattern to the 33996.

The first 24 bits read by the MCU is the fault status of the outputs, while the second 24 bits is the first bit pattern sent. By the MCU receiving the same bit pattern it sent, bus integrity is confirmed. Please note the second 24 bits the MCU sends to the 33996 are the command bits and will program registers or activate outputs on the rising edge of  $\overline{CS}$ .

#### **Output OFF Open Load Fault**

An Output OFF Open Load Fault is the detection and reporting of an *open* load when the corresponding output is disabled (input bit programmed to a logic low state). The Output OFF Open Load Fault is detected by comparing the drain-to-source voltage of the specific MOSFET output to an internally generated reference. Each output has one dedicated comparator for this purpose.

Each 33996 output has an internal  $50\mu$ A pull-down current source. The pull-down current is disabled on power-up and must be enabled for Open Load Detect to function. Once

enabled, the 33996 will only shut down the pull-down current in Sleep mode or when disabled via the SPI.

During output switching, especially with capacitive loads, a false Output OFF Open Load Fault may be triggered. To prevent this false fault from being reported, an internal fault filter of 100 to 450 $\mu$ s is incorporated. The duration for which a false fault may be reported is a function of the load impedance, R<sub>DS(ON)</sub>, C<sub>OUT</sub> of the MOSFET, as well as the supply voltage, V<sub>PWR</sub>. The rising edge of CS triggers the built-in fault delay timer. The timer must time out before the fault comparator is enabled to detect a faulted threshold. Once the condition causing the Open Load Fault is removed, the device resumes normal operation. The Open Load Fault, however, will be latched in the output SO Response register for the MCU to read.

#### Shorted Load Fault

A shorted load (over-current) fault can be caused by any output being shorted directly to supply, or by an output experiencing a current greater than the current limit.

Three safety circuits progressively in operation during load short conditions afford system protection:

- 1. The device's output current is monitored in an analog fashion using a SENSEFET approach and is current limited.
- 2. With the output in current limit, the drain-to-source voltage will increase. By setting the SFPD bit to 0, the output will shut down on  $V_{DS} > 2.7V$  typical after 450µs.
- 3. The device's output thermal limit is sensed and when attained causes only the specific faulted output to shutdown. The device remains OFF until cooled. The device then operates as programmed by the shutdown/ retry bit. The cycle continues until the fault is removed or the command bit instructs the output OFF.

All three protection schemes set the Fault Status bit (bit 23 in the SO Response register) to logic [1].

#### **Under-voltage Shutdown**

An under voltage  $SO_{PWR}$  condition results in the global shutdown of all outputs and reset of all control registers. The under-voltage threshold is between 2.0 and 3.0V.

An under-voltage condition at the VPWR pin results in an output shutdown and reset. The under-voltage threshold is between 3.2 and 3.5V. When  $V_{PWR}$  is between 5.0 and 3.5V, the output may operate per the command word and the status is reported on SO pin, though this is not guaranteed.

#### **Output Voltage Clamp**

Each output of the 33996 incorporates an internal voltage clamp to provide fast turn-OFF and transient protection of each output. Each clamp independently limits the drain-to-source voltage to 50V. The total energy clamped ( $E_J$ ) can be



calculated by multiplying the current area under the current curve  $(I_A)$  times the clamp voltage  $(V_{CL})$  (see Figure 13).

Characterization of the output clamps, using a single pulse non-repetitive method at 0.3A, indicates the maximum energy to be 50mJ at  $150^{\circ}$ C junction temperature per output.




Figure 13. Output Voltage Clamping

#### **Reverse Battery Protection**

The 33996 device requires external reverse battery protection on the VPWR pin.

All outputs consist of a power MOSFET with an integral substrate diode. During reverse battery condition, current will flow through the load via the substrate diode. Under this circumstance relays may energize and lamps will turn on. If load reverse battery protection is desired, a diode must be placed in series with the load.

#### **Over-temperature Fault**


Over-temperature detect circuits are specifically incorporated for each individual output. The shutdown following an over temperature condition depends on the control bit set in the Global Shutdown/Retry Control register. Each independent output shuts down at 155°C to 180°C. When an output shuts down due to an Over-temperature Fault, no other outputs are affected. The MCU recognizes the fault by a logic [1] in the Fault Status bit (bit 23 in the SO Response register). After the 33996 has cooled below the switch point temperature and 10°C hysteresis, the output will function as defined by the shutdown/retry bit 17 in the Global Shutdown/Retry Control register.



## PACKAGING

## **PACKAGE DIMENSIONS**


**Important**: For the most current package revision, visit <u>www.freescale.com</u> and search on keyword for 98A number listed below.



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	LOUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 32LD SOIC W/B, 0.65	5 PITCH	DOCUMENT NO	:98ARL10543D	REV: C
5.7 X 4.6 EXPOSED		CASE NUMBER	: 1437-03	08 MAY 2008
CASE OUTLINE	-	STANDARD: NC	N-JEDEC	

EK SUFFIX (PB-FREE) 32-PIN SOICW EP 98ARL10543D REVISION C





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	DT TO SCALE
TITLE: 32LD SOIC W/B, 0.6	5 PITCH	DOCUMENT NO	): 98ARL10543D	REV: C
5.7 X 4.6 EXPOSE		CASE NUMBER	R: 1437–03	08 MAY 200

CASE OUTLINE

**EK SUFFIX (PB-FREE)** 32-PIN SOICW EP 98ARL10543D **REVISION C** 

STANDARD: NON-JEDEC



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS B AND C TO BE DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- A THIS DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSION OR GATE BURRS SHALL NOT EXCEED 0.15 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.25 MM PER SIDE. THIS DIMENSION IS DETERMINED AT THE PLANE WHERE THE BOTTOM OF THE LEADS EXIT THE PLASTIC BODY.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 0.4 mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT LESS THAN 0.07 mm.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- A THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 mm AND 0.3 mm FROM THE LEAD TIP.
- DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF MOLD FLASH, THE BAR BURRS, GATE BURRS AND INTER-LEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
- THESE DIMENSIONS RANGES DEFINE THE PRIMARY KEEP-OUT AREA. MOLD LOCKING AND RESIN BLEED CONTROL FEATURES MAY BE VISIBLE AND THEY MAY EXTEND TO 0.9mm FROM MAXIMUM EXPOSED PAD SIZE

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	CAL OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE: 32LD SOIC W/B, 0.65 PITCH	DOCUMENT NO	): 98ARL10543D	REV: C
5.7 X 4.6 EXPOSED PAD	CASE NUMBER	R: 1437-03	08 MAY 2008
CASE OUTLINE	STANDARD: NO	DN-JEDEC	

EK SUFFIX (PB-FREE) 32-PIN SOICW EP 98ARL10543D REVISION C



# ADDITIONAL DOCUMENTATION

#### THERMAL ADDENDUM (REV 2.0)

#### Introduction

This thermal addendum is provided as a supplement to the MC33996 technical datasheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the datasheet.

#### Packaging and Thermal Considerations

The MC33996 is offered in a 32 pin SOICW exposed pad, single die package. There is a single heat source (P), a single junction temperature ( $T_J$ ), and thermal resistance ( $R_{\theta JA}$ ).

$$\{ T_J \} = [R_{\theta JA}] \cdot \{ P \}$$

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.


#### Standards

#### Table 7. Thermal Performance Comparisons

Thermal Resistance	[°C/W]
R <sub>0JA</sub> <sup>(1), (2)</sup>	29
R <sub>0JB</sub> <sup>(2), (3)</sup>	9.0
R <sub>0JA</sub> <sup>(1), (4)</sup>	69
R <sub>θJC</sub> <sup>(5)</sup>	2.0

#### Notes:

- 1. Per JEDEC JESD51-2 at natural convection, still air condition.
- 2. 2s2p thermal test board per JEDEC JESD51-5 and JESD51-7.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
- 4. Single layer thermal test board per JEDEC JESD51-3 and JESD51-5.
- Thermal resistance between the die junction and the exposed pad surface; cold plate attached to the package bottom side, remaining surfaces insulated.



11.0 mm x 7.5mm Body 4.6 mm x 5.7 mm Exposed Pad


Figure 14. Surface Mount for SOICW Exposed Pad



98ARL10543D 32-PIN SOICW-EP

**Note** For package dimensions, refer to the 33996 data sheet.





#### Figure 15. Thermal Test Board

#### **Device on Thermal Test Board**

Material:	Single layer printed circuit board FR4, 1.6mm thickness Cu traces, 0.07 mm thickness
Outline:	80 mm x 100mm board area, including edge connector for thermal testing
Area A:	Cu heat-spreading areas on board surface
Ambient Conditions:	Natural convection, still air

#### Table 8. Thermal Resistance Performance

A [mm <sup>2</sup> ]	R <sub>θJA</sub> [°C/W]
0	70
300	49
600	47

 $\mathsf{R}_{\theta JA}$  is the thermal resistance between die junction and ambient air.






Figure 16. Device on Thermal Test Board  $R_{\theta JA}$ 




Figure 17. Transient Thermal Resistance  $R_{\theta JA,}$  1 W Step response, Device on Thermal Test Board Area A = 600 (mm²)





## **REVISION HISTORY**

REVISION	DATE	DESCRIPTION OF CHANGES
3	12/2005	<ul> <li>Implemented Revision History page</li> <li>Changed Static Electrical Table, I<sub>PWR(SS)</sub> Min characteristics, from "-10" to "-".</li> </ul>
4	9/2006	Added Thermal Addendum
5	4/2007	<ul> <li>Minor lab<u>eling</u> corrections to 33996 Simplified Internal Block Diagram on page 2 - changed pins SCLK to CS and CSB to SCLK.</li> <li>Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from MAXIMUM RATINGS on page 4. Added note with instructions from www.freescale.com.</li> <li>Added the EK package type to the included thermal addendum.</li> </ul>
6	6/2007	Added MCZ33996EK/R2.
7	8/2008	Updated package drawing
8.0	8/2008	Added Exposed Pad pin to Pin Definitions (Table 1) on page 3.



#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http:// www.freescale.com/epp.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2007-2008. All rights reserved.



