

Sample &

Buy





SLVS561L-DECEMBER 2004-REVISED OCTOBER 2014

# **TLV1117 Adjustable and Fixed Low-Dropout Voltage Regulator**

Technical

Documents

#### 1 Features

- 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and Adjustable-Output Voltage Options
- Output Current of 800 mA
- Specified Dropout Voltage at Multiple Current Levels
- 0.2% Line Regulation Maximum
- 0.4% Load Regulation Maximum •

#### Applications 2

- **Electronic Points of Sale** •
- Medical, Health, and Fitness Applications
- **Printers**
- Appliances and White Goods
- **TV Set-Top Boxes**

#### **Simplified Schematic** 4

## **3** Description

Tools &

Software

The TLV1117 device is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to 1-V input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.


Support &

Community

2.2

#### **Device Information**

ORDER NUMBER	PACKAGE (PIN)	BODY SIZE								
TLV1117DCY	SOT-223 (4)	6.50 mm × 3.50 mm								
TLV1117DRJ	SON (8)	4.00 mm × 4.00 mm								
TLV1117KVU	TO-252 (3)	6.60 mm × 6.10 mm								
TLV1117KCS	TO-220 (3)	10.16 mm × 8.70 mm								
TLV1117KCT	TO-220 (3)	10.16 mm × 8.59 mm								
TLV1117KTT	DDPAK, TO-263 (3)	10.18 mm × 8.41 mm								





1 2

5	Rev	ision History	2
6	Pin	Configuration and Functions	3
7	Spe	cifications	4
	7.1	Absolute Maximum Ratings	4
	7.2	Handling Ratings	4
	7.3	Recommended Operating Conditions	4
	7.4	Thermal Information	5
	7.5	TLV1117C Electrical Characteristics	6
	7.6	TLV1117I Electrical Characteristics	7
	7.7	Typical Characteristics	8
8	Deta	ailed Description 1	0

Features ..... 1

Applications ..... 1

# **Table of Contents**

	8.1	Overview 10
	8.2	Functional Block Diagram 10
	8.3	Feature Description 10
	8.4	Device Functional Modes 10
9	Арр	lication and Implementation 12
	9.1	Typical Application 12
10	Pow	ver Supply Recommendations 13
11	Lay	out 13
	11.1	Layout Guidelines 13
	11.2	Layout Example 13
12	Dev	ice and Documentation Support 14
	12.1	Trademarks 14
	12.2	Electrostatic Discharge Caution 14
	12.3	Glossary 14
13		hanical, Packaging, and Orderable mation

Cł	nanges from Revision K (April 2013) to Revision L	Page	e
•	Updated data sheet to new TI standards – no specification changes.		1
•	Deleted Ordering Information table.		1
•	Added Applications		1

•	Added Device and Documentation Support section	14
•	Added Mechanical, Packaging, and Orderable Information section	14

# 5 Revision History


CI	Changes from Revision J (April 2013) to Revision K Pa				
•	Added additional package options	3			
•	Added ESD warning.	14			

www.ti.com

## Page ..... 1



## 6 Pin Configuration and Functions



#### **Table 1. Pin Functions**

		PIN				TYPE	DESCRIPTION	
NAME	ктт	KVU	DCY	DRJ	кст	ITPE	DESCRIPTION	
ADJ/GND	1	1	1	1	1	I/O	Output voltage adjustment pin. Connect to a resistor divider.	
INPUT	3	3	3	2, 3, 4	3	Ι	Voltage input	
OUTPUT	2	2	2	5, 6, 7	2	0	Voltage output	
NC	-	-	-	8	-	-	No connect	

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>IN</sub>	Continuous input voltage		16	V
$T_J$	Operating virtual-junction temperature		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
M	Flastraatatia diasharaa	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>		2500	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	0	1500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

			MIN <sup>(1)</sup>	MAX	UNIT
		TLV1117	2.7	15	
		TLV1117-15	2.9	15	
V	Input voltage	TLV1117-18	3.2	15	V
V <sub>IN</sub>		TLV1117-25	3.9	15	v
		TLV1117-33	4.7	15	
		TLV1117-50	6.4	15	
I <sub>O</sub>	Output current			0.8	А
т	Operating virtual junction temperature	TLV1117C	0	125	°C
۱ <sub>J</sub>	Operating virtual-junction temperature	TLV1117I	-40	125	-0

(1) The input-to-output differential across the regulator should provide for some margin against regulator operation at the maximum dropout (for a particular current value). This margin is needed to account for tolerances in both the input voltage (lower limit) and the output voltage (upper limit). The absolute minimum V<sub>IN</sub> for a desired maximum output current can be calculated by the following: V<sub>IN(min)</sub> = V<sub>OUT(max)</sub> + V<sub>DO(max at rated current)</sub>

## 7.4 Thermal Information

					TLV111	7			
	THERMAL METRIC <sup>(1)(2)(3)</sup>	Powe	erFlex						UNITS
R <sub>θJB</sub> Junction-to-board thermal resistance       Ψ <sub>JT</sub> Junction-to-top characterization parameter       Ψ <sub>JB</sub> Junction-to-board characterization parameter	KTE (3 PINS)	KTP (3 PINS)	DRJ (8 PINS)	DCY (4 PINS)	KVU (3 PINS)	KCS, KCT (3 PINS)	KTT (3 PINS)	onno	
$R_{\theta J A}$		38.6	49.2	38.3	104.3	50.9	30.1	27.5	
R <sub>0JC(top)</sub>		34.7	60.6	36.5	53.7	57.9	44.6	43.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	3.2	3.1	60.5	5.7	34.8	1.2	17.3	
ΨJT	•	5.9	8.7	0.2	3.1	6	5	2.8	°C/W
Ψ <sub>JB</sub>		3.1	3	12	5.5	23.7	1.2	9.3	0,11
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	3	3	4.7	n/a	0.4	0.4	0.3	
R <sub>θJP</sub>	Thermal resistance between the die junction and the bottom of the exposed pad.	2.7	1.4	1.78	n/a	n/a	3	1.94	

For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
For thermal estimates of this device based on PCB copper area, see the TI PCB Thermal Calculator.
Maximum power dissipation is a function of T<sub>J</sub>(max), θ<sub>JA</sub>, and T<sub>A</sub>. The maximum allowable power dissipation at any allowable ambient temperature is P<sub>D</sub> = (T<sub>J</sub>(max) - T<sub>A</sub>) / θ<sub>JA</sub>. Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

## 7.5 TLV1117C Electrical Characteristics

## $T_1 = 0^{\circ}C$ to 125°C, all typical values are at $T_1 = 25^{\circ}C$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN	ТҮР	MAX	UNIT	
Deference voltage \/	$V_{IN} - V_{OUT} = 2 \text{ V}, \text{ I}_{OUT} = 10 \text{ mA}, \text{ T}_{J} = 25^{\circ}\text{C}$	$I - V_{OUT} = 2 \text{ V}, \text{ I}_{OUT} = 10 \text{ mA}, \text{ T}_{J} = 25^{\circ}\text{C}$ TLV1117		1.25	1.262		
Reference voltage, V <sub>REF</sub>	$V_{IN} - V_{OUT}$ = 1.4 V to 10 V, $I_{OUT}$ = 10 mA to 800 mA		1.225	1.25	1.27		
	V <sub>IN</sub> = 3.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C		1.485	1.5	1.515		
	V <sub>IN</sub> = 2.9 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	TLV1117-15	1.455	1.5	1.545		
	V <sub>IN</sub> = 3.8 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI)////7/10	1.782	1.8	1.818		
Output voltage, V <sub>OUT</sub> Line regulation	V <sub>IN</sub> = 3.2 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA		1.746	1.8	1.854		
	V <sub>IN</sub> = 4.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI ) (4 4 4 7 05	2.475	2.5	2.525	V	
	V <sub>IN</sub> = 3.9 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	TLV1117-25	2.450	2.5	2.550		
	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C		3.267	3.3	3.333		
	V <sub>IN</sub> = 4.75 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	TLV1117-33	3.235	3.3	3.365		
	V <sub>IN</sub> = 7 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C		4.950	5.0	5.050		
	$V_{IN} = 6.5$ V to 12 V, $I_{OUT} = 0$ to 800 mA	TLV1117-50	4.900	5.0	5.100		
	$I_{OUT} = 10 \text{ mA}, V_{IN} - V_{OUT} = 1.5 \text{ V to } 13.75 \text{ V}$	TLV1117		0.035%	0.2%		
Line regulation	$I_{OUT} = 0 \text{ mA}, V_{IN} = 2.9 \text{ V to } 10 \text{ V}$	TLV1117-15		1	6		
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.2 V to 10 V	TLV1117-18		1	6		
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 3.9 V to 10 V	TLV1117-25		1	6	mV	
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 4.75 V to 15 V	TLV1117-33		1	6		
	$I_{OUT} = 0$ mA, $V_{IN} = 6.5$ V to 15 V	TLV1117-50		1	10		
	$I_{OUT} = 10 \text{ mA to } 800 \text{ mA}, V_{IN} - V_{OUT} = 3 \text{ V}$	TLV1117		0.2%	0.4%		
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 2.9$ V	TLV1117-15		1	10	mV	
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 3.2$ V	TLV1117-18		1	10		
Load regulation	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 3.9$ V	TLV1117-25		1	10		
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 4.75$ V	TLV1117-33		1	10		
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 6.5$ V	TLV1117-50		1	15		
	$I_{OUT} = 100 \text{ mA}$			1.1	1.2		
Dropout voltage, V <sub>DO</sub> <sup>(2)</sup>	I <sub>OUT</sub> = 500 mA			1.15	1.25	V	
	I <sub>OUT</sub> = 800 mA						
Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}, \text{ T}_{J} = 25^{\circ}\text{C}^{(3)}$		0.8	1.2	1.6	А	
Minimum load current	$V_{IN} = 15 V$	TLV1117		1.7	5	mA	
Quiescent current	V <sub>IN</sub> ≤ 15 V	All fixed-voltage options		5	10	mA	
Thermal regulation	30-ms pulse, $T_A = 25^{\circ}C$			0.01	0.1	%/W	
Ripple rejection	$V_{IN} - V_{OUT} = 3 V$ , $V_{ripple} = 1 V_{pp}$ , f = 120 Hz		60	75		dB	
ADJ pin current				80	120	μA	
Change in ADJ pin current	$V_{IN} - V_{OUT} = 1.4$ V to 10 V, $I_{OUT} = 10$ mA to 800 mA			0.2	5	μA	
Temperature stability	$T_1 = \text{full range}$			0.5%	-		
Long-term stability	1000 hrs, No load, T <sub>A</sub> = 125°C			0.3%			
Output noise voltage (% of V <sub>OUT</sub> )	f = 10  Hz to  100  kHz			0.003%		_	

(1) All characteristics are measured with a 10-µF capacitor across the input and a 10-µF capacitor across the output. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.

(2) Dropout is defined as the V<sub>IN</sub> to V<sub>OUT</sub> differential at which V<sub>OUT</sub> drops 100 mV below the value of V<sub>OUT</sub>, measured at V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1.5 V.
(3) Current limit test specified under recommended operating conditions.



#### 7.6 TLV1117I Electrical Characteristics

 $T_J = -40^{\circ}$ C to 125°C, all typical values are at  $T_J = 25^{\circ}$ C (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>(1)</sup>		MIN	TYP	MAX	UNIT
	V <sub>IN</sub> – V <sub>OUT</sub> = 2 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	T1)/////7	1.238	1.25	1.262	
Reference voltage, $V_{REF}$	$V_{IN} - V_{OUT} = 1.4$ V to 10 V, $I_{OUT} = 10$ mA to 800 mA	- TLV1117	1.200	1.25	1.29	
	V <sub>IN</sub> = 3.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	T1)/////	1.485	1.5	1.515	
	V <sub>IN</sub> = 2.9 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	TLV1117-15	1.44	1.5	1.56	
	V <sub>IN</sub> = 3.8 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI)/////7/40	1.782	1.8	1.818	
	V <sub>IN</sub> = 3.2 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	TLV1117-18	1.728	1.8	1.872	
Output wells and M	V <sub>IN</sub> = 4.5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C	TI)/////7.05	2.475	2.5	2.525	V
Output voltage, V <sub>OUT</sub>	V <sub>IN</sub> = 3.9 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	– TLV1117-25	2.4	2.5	2.6	
	V <sub>IN</sub> = 5 V, I <sub>OUT</sub> = 10 mA, T <sub>J</sub> = 25°C		3.267	3.3	3.333	
	V <sub>IN</sub> = 4.75 V to 10 V, I <sub>OUT</sub> = 0 to 800 mA	- TLV1117-33	3.168	3.3	3.432	
	$V_{IN} = 7 \text{ V}, I_{OUT} = 10 \text{ mA}, T_J = 25^{\circ}\text{C}$		4.95	5.0	5.05	
	V <sub>IN</sub> = 6.5 V to 12 V, I <sub>OUT</sub> = 0 to 800 mA	TLV1117-50	4.80	5.0	5.20	
	$I_{OUT} = 10 \text{ mA}, V_{IN} - V_{OUT} = 1.5 \text{ V to } 13.75 \text{ V}$	TLV1117		0.035%	0.3%	_
	$I_{OUT} = 0 \text{ mA}, V_{IN} = 2.9 \text{ V to } 10 \text{ V}$	TLV1117-15		1	10	
	$I_{OUT} = 0 \text{ mA}, V_{IN} = 3.2 \text{ V to } 10 \text{ V}$	TLV1117-18		1	10	
Line regulation	$I_{OUT} = 0 \text{ mA}, V_{IN} = 3.9 \text{ V to } 10 \text{ V}$	TLV1117-25		1	10	mV
	I <sub>OUT</sub> = 0 mA, V <sub>IN</sub> = 4.75 V to 15 V	TLV1117-33		1	10	
	$I_{OUT} = 0$ mA, $V_{IN} = 6.5$ V to 15 V	TLV1117-50		1	15	
	$I_{OUT} = 10 \text{ mA to } 800 \text{ mA}, V_{IN} - V_{OUT} = 3 \text{ V}$	TLV1117		0.2%	0.5%	_
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 2.9$ V	TLV1117-15		1	15	
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 3.2$ V	TLV1117-18		1	15	
Load regulation	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 3.9$ V	TLV1117-25		1	15	mV
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 4.75$ V	TLV1117-33		1	15	
	$I_{OUT} = 0$ to 800 mA, $V_{IN} = 6.5$ V	TLV1117-50		1	20	
	I <sub>OUT</sub> = 100 mA			1.1	1.3	
Dropout voltage, V <sub>DO</sub> (2)	I <sub>OUT</sub> = 500 mA			1.15	1.35	V
	I <sub>OUT</sub> = 800 mA			1.2	1.4	
Current limit	$V_{IN} - V_{OUT} = 5 \text{ V}, \text{ T}_{J} = 25^{\circ}\text{C}^{(3)}$		0.8	1.2	1.6	А
Minimum load current	V <sub>IN</sub> = 15 V	TLV1117		1.7	5	mA
Quiescent current	V <sub>IN</sub> ≤ 15 V	All fixed-voltage options		5	15	mA
Thermal regulation	30-ms pulse, T <sub>A</sub> = 25°C			0.01	0.1	%/W
Ripple rejection	$V_{IN} - V_{OUT} = 3 V$ , $V_{ripple} = 1 V_{pp}$ , f = 120 Hz		60	75		dB
ADJ pin current				80	120	μA
Change in ADJ pin current	$V_{IN} - V_{OUT} = 1.4$ V to 10 V, $I_{OUT} = 10$ mA to 800 mA			0.2	10	μA
Temperature stability	$T_{\rm J}$ = full range			0.5%		_
Long-term stability	1000 hrs, No load, T <sub>A</sub> = 125°C			0.3%		_
Output noise voltage (% of V <sub>OUT</sub> )	f = 10 Hz to 100 kHz			0.003%		_

(1) All characteristics are measured with a 10-µF capacitor across the input and a 10-µF capacitor across the output. Pulse testing techniques are used to maintain the junction temperature as close to the ambient temperature as possible.


Dropout is defined as the V<sub>IN</sub> to V<sub>OUT</sub> differential at which V<sub>OUT</sub> drops 100 mV below the value of V<sub>OUT</sub>, measured at V<sub>IN</sub> = V<sub>OUT(nom)</sub> + 1.5 V. Current limit test specified under recommended operating conditions (2)

(3)

TEXAS INSTRUMENTS


www.ti.com

## 7.7 Typical Characteristics





#### **Typical Characteristics (continued)**



TEXAS INSTRUMENTS

## 8 Detailed Description

#### 8.1 Overview


The TLV1117 device is a positive low-dropout voltage regulator designed to provide up to 800 mA of output current. The device is available in 1.5-V, 1.8-V, 2.5-V, 3.3-V, 5-V, and adjustable-output voltage options. All internal circuitry is designed to operate down to 1-V input-to-output differential. Dropout voltage is specified at a maximum of 1.3 V at 800 mA, decreasing at lower load currents.

The TLV1117 device is designed to be stable with tantalum and aluminum electrolytic output capacitors having an ESR between 0.2  $\Omega$  and 10  $\Omega$ .

Unlike pnp-type regulators, in which up to 10% of the output current is wasted as quiescent current, the quiescent current of the TLV1117 device flows into the load, increasing efficiency.

The TLV1117C device is characterized for operation over the virtual junction temperature range of 0°C to 125°C, and the TLV1117I device is characterized for operation over the virtual junction temperature range of -40°C to 125°C.

#### 8.2 Functional Block Diagram



# 8.3 Feature Description

#### 8.3.1 NPN Output Drive

NPN output topology provides lower output impedance than most LDOs. However, an output capacitor is required. To support maximum current and lowest temperature, 1.4-V headroom is recommended (less for lower currents)  $(V_1 - V_0)$ .

#### 8.3.2 Overload Block

Current limiting and over temperature shutdown protects against overload or under heat sinking.

#### 8.3.3 Programmable Feedback

Op amp with 1.25-V offset input at the ADJUST pin provides easy output voltage programming. For current regulation applications, a single resistor whose resistance value is 1.25 V / IOUT and power rating is greater than  $(1.25 \text{ V})^2 / \text{R}$  should be used. For voltage regulation applications, two resistors set the output voltage.

#### 8.4 Device Functional Modes

#### 8.4.1 Normal operation

The device OUTPUT pin will source current necessary to make OUTPUT pin 1.25 V greater than ADJUST terminal to provide output regulation.



#### **Device Functional Modes (continued)**

#### 8.4.2 Operation With Low Input Voltage

The adjustable version of the device requires 1-V headroom  $(V_1 - V_0)$  to operate in regulation. With less headroom, the device may drop out and OUTPUT voltage will be INPUT voltage minus drop out voltage.

#### 8.4.3 Operation at Light Loads

The device passes its bias current to the OUTPUT pin. The load or feedback must consume this minimum current for regulation or the output may be too high.

#### 8.4.4 Operation in Self Protection

When an overload occurs the device will shut down the output stage or reduce the output current to prevent device damage. The device will automatically reset from the overload. The output may be reduced or alternate between on and off until the overload is removed.

## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Typical Application




Figure 9. Basic Adjustable Regulator

The adjustable version of the TLV1117 will take a 2.7 to 15-V input. The voltage  $V_{REF}$  refers to the voltage between the output and the ADJUST pin, typically 1.25 V. The  $V_{REF}$  voltage causes a current to flow across R1, which is the same current that will flow across R2 (minus the negligible 50-µA  $I_{ADJ}$ ). Therefore, R2 can be adjusted to create a larger voltage drop from GND and set the output voltage. The output voltage equation is described in *Detailed Design Procedure*.

#### 9.1.1 Design Requirements

- (A) Output capacitor selection is critical for regulator stability. Larger C<sub>OUT</sub> values benefit the regulator by improving transient response and loop stability. This device is designed to be stable with tantalum and aluminum electrolytic output capacitors having an ESR between 0.2 Ω and 10 Ω.
- (B) C<sub>ADJ</sub> can be used to improve ripple rejection. If C<sub>ADJ</sub> is used, a C<sub>OUT</sub> that is larger in value than C<sub>ADJ</sub> must be used.
- (C) C<sub>IN</sub> is recommended if TLV1117 device is not located near the power-supply filter.
- (D) An external diode is recommended to protect the regulator if the input instantaneously is shorted to GND.

## 9.1.2 Detailed Design Procedure

The output voltage can be calculated as shown in Figure 10:

$$V_{OUT} = V_{REF} \left(1 + \frac{R2}{R1}\right) + \left(I_{ADJ} \times R2\right)$$


#### Figure 10.

 $I_{ADJ}$  can be neglected in most applications because its value is approximately 80  $\mu$ A.



## **Typical Application (continued)**

## 9.1.3 Application Curves



## **10 Power Supply Recommendations**

The fixed and adjustable versions of the TLV1117 have different recommended ranges of operating voltage. Refer to *Recommended Operating Conditions* for specific operating ranges.

## 11 Layout

#### 11.1 Layout Guidelines

One or two input capacitors are recommended if the TLV1117 is not located near its power supply output filter capacitor. These capacitors can filter high-frequency noise and mitigate brief voltage surges from the input. Traces on the input and output pins of the device should be wide enough to support the full range of current needed in the application to minimize IxR drop.

#### 11.2 Layout Example




Figure 12. Layout Example

#### TEXAS INSTRUMENTS

www.ti.com

## **12 Device and Documentation Support**

## 12.1 Trademarks

All trademarks are the property of their respective owners.

## **12.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



6-Feb-2020

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV1117-15CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	T2	Samples
TLV1117-15CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	T2	Samples
TLV1117-15CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	T2	Samples
TLV1117-15CDRJR	ACTIVE	SON	DRJ	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYH	Samples
TLV1117-15IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	Т3	Samples
TLV1117-15IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	Т3	Samples
TLV1117-15IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	ZF15	Samples
TLV1117-18CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	Τ4	Samples
TLV1117-18CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	T4	Samples
TLV1117-18CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	T4	Samples
TLV1117-18CDRJR	ACTIVE	SON	DRJ	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYK	Samples
TLV1117-18CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	ZE18	Samples
TLV1117-18IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	T5	Samples
TLV1117-18IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	T5	Samples
TLV1117-18IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	T5	Samples
TLV1117-18IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYL	Samples
TLV1117-18IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	ZF18	Samples



# PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117-25CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	T6	Sample
TLV1117-25CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	Т6	Samples
TLV1117-25CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	Т6	Samples
TLV1117-25CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	ZE25	Samples
TLV1117-25IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	Т8	Samples
TLV1117-25IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	Т8	Samples
TLV1117-25IDRJR	ACTIVE	SON	DRJ	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYN	Samples
TLV1117-33CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V3	Samples
TLV1117-33CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYP	Samples
TLV1117-33CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	ZE33	Samples
TLV1117-33IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	(V3, VS)	Samples
TLV1117-33IDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	(V3, VS)	Samples
TLV1117-33IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	VS	Samples
TLV1117-33IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	VS	Samples
TLV1117-33IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYR	Samples



# PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	0	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Sample
	(1)		Ŭ		Qty	(2)	(6)	(3)		(4/5)	
TLV1117-33IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	ZF33	Sample
TLV1117-50CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	VT	Sample
TLV1117-50CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	VT	Sample
TLV1117-50CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	VT	Sample
TLV1117-50CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	VT	Sample
TLV1117-50CDRJR	ACTIVE	SON	DRJ	8	3000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZE50	Sample
TLV1117-50CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	ZE50	Sample
TLV1117-50IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	VU	Sample
TLV1117-50IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	VU	Sample
TLV1117-50IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	VU	Sample
TLV1117-50IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZF50	Sample
TLV1117-50IDRJRG4	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZF50	Sample
TLV1117-50IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	ZF50	Sample
TLV1117CDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V4	Sample
TLV1117CDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V4	Sample
TLV1117CDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V4	Sample
TLV1117CDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	0 to 125	V4	Sample
TLV1117CDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	0 to 125	ZYS	Sample



# PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLV1117CKCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	SN	N / A for Pkg Type	0 to 125	TLV1117C	Samples
TLV1117CKCT	ACTIVE	TO-220	КСТ	3	50	Pb-Free (RoHS)	SN	N / A for Pkg Type	0 to 125	TLV1117C	Samples
TLV1117CKTTR	ACTIVE	DDPAK/ TO-263	КТТ	3	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	0 to 125	TLV1117C	Samples
TLV1117CKTTRG3	ACTIVE	DDPAK/ TO-263	КТТ	3	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	0 to 125	TLV1117C	Samples
TLV1117CKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	0 to 125	TV1117	Samples
TLV1117IDCY	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYG3	ACTIVE	SOT-223	DCY	4	80	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYR	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDCYRG3	ACTIVE	SOT-223	DCY	4	2500	Green (RoHS & no Sb/Br)	SN	Level-2-260C-1 YEAR	-40 to 125	V2	Samples
TLV1117IDRJR	ACTIVE	SON	DRJ	8	1000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	ZYT	Samples
TLV1117IKCS	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	SN	N / A for Pkg Type	-40 to 125	TLV1117I	Samples
TLV1117IKCSE3	ACTIVE	TO-220	KCS	3	50	Pb-Free (RoHS)	SN	N / A for Pkg Type	-40 to 125	TLV1117I	Samples
TLV1117IKTTR	ACTIVE	DDPAK/ TO-263	КТТ	3	500	Green (RoHS & no Sb/Br)	SN	Level-3-245C-168 HR	-40 to 125	TLV1117I	Samples
TLV1117IKVURG3	ACTIVE	TO-252	KVU	3	2500	Green (RoHS & no Sb/Br)	SN	Level-3-260C-168 HR	-40 to 125	TY1117	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



6-Feb-2020

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117-15CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-15CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-15CDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-15IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-15IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-15IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-15IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-18CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-18CDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-18CDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-18CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-18CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-18IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-18IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-18IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-18IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-18IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-25CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3



www.ti.com

24-Apr-2020


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117-25CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-25CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-25CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-25IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-25IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-25IDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-33CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-33CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-33CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-33IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-33IDCYR	SOT-223		4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-33IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-33IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-33IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-33IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-50CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-50CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-50CDRJR	SON	DRJ	8	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-50CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117-50CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-50IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117-50IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117-50IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117-50IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117-50IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117-50IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117CDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117CDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117CKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.1	4.9	16.0	24.0	Q2
TLV1117CKTTR	DDPAK/ TO-263	KTT	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2
TLV1117CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2
TLV1117CKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	6.55	7.25	1.9	8.0	12.0	Q3
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.05	7.4	1.9	8.0	12.0	Q3
TLV1117IDCYR	SOT-223	DCY	4	2500	330.0	12.4	7.0	7.42	2.0	8.0	12.0	Q3
TLV1117IDRJR	SON	DRJ	8	1000	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TLV1117IKTTR	DDPAK/ TO-263	КТТ	3	500	330.0	24.4	10.8	16.3	5.11	16.0	24.0	Q2



www.ti.com

24-Apr-2020

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV1117IKTTR	DDPAK/ TO-263	КТТ	3	500	330.0	24.4	10.8	16.1	4.9	16.0	24.0	Q2
TLV1117IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.8	8.0	16.0	Q2
TLV1117IKVURG3	TO-252	KVU	3	2500	330.0	16.4	6.9	10.5	2.7	8.0	16.0	Q2



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117-15CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-15CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-15CDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-15IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-15IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-15IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-15IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-18CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-18CDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-18CDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-18CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-18CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-18IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0



www.ti.com

24-Apr-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117-18IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-18IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-18IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-18IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-25CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-25CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-25CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-25CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-25IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-25IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-25IDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-33CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-33CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-33CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-33CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-33CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-33IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-33IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-33IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-33IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-33IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-33IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-50CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-50CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-50CDRJR	SON	DRJ	8	3000	367.0	367.0	35.0
TLV1117-50CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117-50CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-50IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117-50IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117-50IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117-50IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117-50IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117-50IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117CDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117CDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0
TLV1117CDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117CDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117CKTTR	DDPAK/TO-263	KTT	3	500	350.0	334.0	47.0
TLV1117CKTTR	DDPAK/TO-263	КТТ	3	500	340.0	340.0	38.0
TLV1117CKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0
TLV1117CKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117IDCYR	SOT-223	DCY	4	2500	336.0	336.0	48.0
TLV1117IDCYR	SOT-223	DCY	4	2500	340.0	340.0	38.0
TLV1117IDCYR	SOT-223	DCY	4	2500	350.0	334.0	47.0



www.ti.com


24-Apr-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV1117IDRJR	SON	DRJ	8	1000	210.0	185.0	35.0
TLV1117IKTTR	DDPAK/TO-263	КТТ	3	500	340.0	340.0	38.0
TLV1117IKTTR	DDPAK/TO-263	КТТ	3	500	350.0	334.0	47.0
TLV1117IKVURG3	TO-252	KVU	3	2500	350.0	334.0	47.0
TLV1117IKVURG3	TO-252	KVU	3	2500	340.0	340.0	38.0

# **KVU 3**

# **GENERIC PACKAGE VIEW**

# TO-252 - 2.52 mm max height TRANSISTOR OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



4205521-2/E


# KVU0003A



# **PACKAGE OUTLINE**

## TO-252 - 2.52 mm max height

TO-252



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Shape may vary per different assembly sites.
  Reference JEDEC registration TO-252.




# KVU0003A

# **EXAMPLE BOARD LAYOUT**

## TO-252 - 2.52 mm max height

TO-252



NOTES: (continued)

5. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002(www.ti.com/lit/slm002) and SLMA004 (www.ti.com/lit/slma004).

6. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




# KVU0003A

# **EXAMPLE STENCIL DESIGN**

## TO-252 - 2.52 mm max height

TO-252




NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 8. Board assembly site may have different recommendations for stencil design.



# **MECHANICAL DATA**



C. SON (Small Outline No-Lead) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Package complies to JEDEC MO-229 variation WGGB.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




#### NOTE: All linear dimensions are in millimeters



DRJ (S-PWSON-N8)

SMALL PACKAGE OUTLINE NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with electropolish and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances and vias tenting recommendations for vias placed in the thermal pad.



# **MECHANICAL DATA**




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.

A Falls within JEDEC TO-263 variation AA, except minimum lead thickness and minimum exposed pad length.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.




# **MECHANICAL DATA**

MPDS094A - APRIL 2001 - REVISED JUNE 2002



- B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC TO-261 Variation AA.





- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil recommendations. Refer to IPC 7525 for stencil design considerations.




# **KCT0003A**



# **PACKAGE OUTLINE**

## TO-220 - 20.55 mm max height

TO-220



NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.
- 4. Reference JEDEC registration TO-220.




# KCT0003A

# **EXAMPLE BOARD LAYOUT**

# TO-220 - 20.55 mm max height

TO-220






# KCS0003B



# **PACKAGE OUTLINE**

## TO-220 - 19.65 mm max height

TO-220



NOTES:

- 1. Dimensions are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC registration TO-220.




# KCS0003B

# **EXAMPLE BOARD LAYOUT**

# TO-220 - 19.65 mm max height

TO-220





#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated