

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

www.infineon.com



256-Kbit (32K × 8) Serial (I²C) F-RAM

Features

- 256-Kbit ferroelectric random access memory (F-RAM) logically organized as 32K × 8
 - ☐ High-endurance 100 trillion (10¹⁴) read/writes
 - □ 151-year data retention (See Data Retention and Endurance on page 10)
 - ¬ NoDelay™ writes
 - □ Advanced high-reliability ferroelectric process
- Fast 2-wire Serial interface (I²C)
 - □ Up to 1-MHz frequency
 - □ Direct hardware replacement for serial (I²C) EEPROM
 - □ Supports legacy timings for 100 kHz and 400 kHz
- Low power consumption
 - 100 μA active current at 100 kHz
 - 15 μA (typ) standby current
- Wide voltage operation: V_{DD} = 2.7 V to 5.5 V
- Industrial temperature: -40 °C to +85 °C
- 8-pin small outline integrated circuit (SOIC) package
- Restriction of hazardous substances (RoHS) compliant

Functional Description

The FM24W256 is a 256-Kbit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or F-RAM is nonvolatile and performs reads and writes similar to a RAM. It provides reliable data retention for 151 years while eliminating the complexities, overhead, and system-level reliability problems caused by EEPROM and other nonvolatile memories.


Unlike EEPROM, the FM24W256 performs write operations at bus speed. No write delays are incurred. Data is written to the memory array immediately after each byte is successfully transferred to the device. The next bus cycle can commence without the need for data polling. In addition, the product offers substantial write endurance compared with other nonvolatile memories. Also, F-RAM exhibits much lower power during writes than EEPROM since write operations do not require an internally elevated power supply voltage for write circuits. The FM24W256 is capable of supporting 10¹⁴ read/write cycles, or 100 million times more write cycles than EEPROM.

These capabilities make the FM24W256 ideal for nonvolatile memory applications, requiring frequent or rapid writes. Examples range from data logging, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss. The combination of features allows more frequent data writing with less overhead for the system.

The FM24W256 provides substantial benefits to users of serial (12 C) EEPROM as a hardware drop-in replacement. The device specifications are guaranteed over an industrial temperature range of -40 °C to +85 °C.

For a complete list of related documentation, click here.

Logic Block Diagram





Contents


Pinout	
Pin Definitions	3
in Definitions unctional Overview lemory Architecture STOP Condition (P) START Condition (S) Data/Address Transfer Acknowledge/No-acknowledge Slave Device Address Addressing Overview Data Transfer lemory Operation Write Operation Read Operation laximum Ratings perating Range C Electrical Characteristics	4
Memory Architecture	4
STOP Condition (P)	4
` '	
` '	
Acknowledge/No-acknowledge	5
Addressing Overview	6
•	
Memory Operation	6
Data Retention and Endurance	10

Capacitance	10
Thermal Resistance	
AC Test Loads and Waveforms	10
AC Test Conditions	
AC Switching Characteristics	11
Power Cycle Timing	12
Ordering Information	13
Ordering Code Definitions	13
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	
PSoC® Solutions	
Cypress Developer Community	19
Tachnical Cupport	10



Pinout

Figure 1. 8-pin SOIC pinout



Pin Definitions

Pin Name	I/O Type	Description
A2-A0	Input	Device Select Address 2–0 . These pins are used to select one of up to 8 devices of the same type on the same I ² C bus. To select the device, the address value on the three pins must match the corresponding bits contained in the slave address. The address pins are pulled down internally.
SDA	Input/Output	Serial Data/Address . This is a bi-directional pin for the I ² C interface. It is open-drain and is intended to be wire-AND'd with other devices on the I ² C bus. The input buffer incorporates a Schmitt trigger for noise immunity and the output driver includes slope control for falling edges. An external pull-up resistor is required.
SCL	Input	Serial Clock . The serial clock pin for the I ² C interface. Data is clocked out of the device on the falling edge, and into the device on the rising edge. The SCL input also incorporates a Schmitt trigger input for noise immunity.
WP	Input	Write Protect . When tied to V_{DD} , addresses in the entire memory map will be write-protected. When WP is connected to ground, all addresses are write enabled. This pin is pulled down internally.
V _{SS}	Power supply	Ground for the device. Must be connected to the ground of the system.
V _{DD}	Power supply	Power supply input to the device.



Functional Overview

The FM24W256 is a serial F-RAM memory. The memory array is logically organized as $32,768 \times 8$ bits and is accessed using an industry-standard I²C interface. The functional operation of the F-RAM is similar to serial (I²C) EEPROM. The major difference between the FM24W256 and a serial (I²C) EEPROM with the same pinout is the F-RAM's superior write performance, high endurance, and low power consumption.

Memory Architecture

When accessing the FM24W256, the user addresses 32K locations of eight data bits each. These eight data bits are shifted in or out serially. The addresses are accessed using the I²C protocol, which includes a slave address (to distinguish other non-memory devices) and a two-byte address. The upper bit of the address range is 'don't care' value. The complete address of 15 bits specifies each byte address uniquely.

The access time for the memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the I²C bus. Unlike a serial (I²C) EEPROM, it is not necessary to poll the device for a ready condition because writes occur at bus speed. By the time

a new bus transaction can be shifted into the device, a write operation is complete. This is explained in more detail in the interface section.

I²C Interface

The FM24W256 employs a bi-directional I²C bus protocol using few pins or board space. Figure 2 illustrates a typical system configuration using the FM24W256 in a microcontroller-based system. The industry standard I²C bus is familiar to many users but is described in this section.

By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM24W256 is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions including START, STOP, data bit, or acknowledge. Figure 3 on page 5 and Figure 4 on page 5 illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the electrical specifications section.




Figure 2. System Configuration using Serial (I²C) nvSRAM

STOP Condition (P)

A STOP condition is indicated when the bus master drives SDA from LOW to HIGH while the SCL signal is HIGH. All operations using the FM24W256 should end with a STOP condition. If an operation is in progress when a STOP is asserted, the operation will be aborted. The master must have control of SDA in order to assert a STOP condition.


START Condition (S)

A START condition is indicated when the bus master drives SDA from HIGH to LOW while the SCL signal is HIGH. All commands should be preceded by a START condition. An operation in progress can be aborted by asserting a START condition at any time. Aborting an operation using the START condition will ready the FM24W256 for a new operation.

If during operation the power supply drops below the specified V_{DD} minimum, the system should issue a START condition prior to performing another operation.



Figure 3. START and STOP Conditions SDA SDA SCL SCL S Ρ STOP Condition START Condition



Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is HIGH. Except under the three conditions described above, the SDA signal should not change while SCL is HIGH.

Acknowledge/No-acknowledge

The acknowledge takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter should release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal LOW to acknowledge receipt of the byte. If the receiver does not drive SDA LOW, the condition is a no-acknowledge and the operation is aborted.

The receiver would fail to acknowledge for two distinct reasons. First is that a byte transfer fails. In this case, the no-acknowledge ceases the current operation so that the device can be addressed again. This allows the last byte to be recovered in the event of a communication error.

Second and most common, the receiver does not acknowledge to deliberately end an operation. For example, during a read operation, the FM24W256 will continue to place data onto the bus as long as the receiver sends acknowledges (and clocks). When a read operation is complete and no more data is needed, the receiver must not acknowledge the last byte. If the receiver acknowledges the last byte, this will cause the FM24W256 to attempt to drive the bus on the next clock while the master is sending a new command such as STOP.




Figure 5. Acknowledge on the I²C Bus



Slave Device Address

The first byte that the FM24W256 expects after a START condition is the slave address. As shown in Figure 6, the slave address contains the device type or slave ID, the device select address bits, and a bit that specifies if the transaction is a read or a write.

Bits 7–4 are the device type (slave ID) and should be set to 1010b for the FM24W256. These bits allow other function types to reside on the I^2C bus within an identical address range. Bits 3–1 are the device select address bits. They must match the corresponding value on the external address pins to select the device. Up to eight FM24W256 devices can reside on the same I^2C bus by assigning a different address to each. Bit 0 is the read/write bit (R/W). R/W = '1' indicates a read operation and R/W = '0' indicates a write operation.

Figure 6. Memory Slave Device Address



Addressing Overview

After the FM24W256 (as receiver) acknowledges the slave address, the master can place the memory address on the bus for a write operation. The address requires two bytes. The complete 15-bit address is latched internally. Each access causes the latched address value to be incremented automatically. The current address is the value that is held in the latch; either a newly written value or the address following the last access. The current address will be held for as long as power remains or until a new value is written. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the acknowledge, the FM24W256 increments the internal address latch. This allows the next sequential byte to be accessed with no additional addressing. After the last address (7FFFh) is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Data Transfer

After the address bytes have been transmitted, data transfer between the bus master and the FM24W256 can begin. For a read operation the FM24W256 will place 8 data bits on the bus then wait for an acknowledge from the master. If the

acknowledge occurs, the FM24W256 will transfer the next sequential byte. If the acknowledge is not sent, the FM24W256 will end the read operation. For a write operation, the FM24W256 will accept 8 data bits from the master then send an acknowledge. All data transfer occurs MSB (most significant bit) first

Memory Operation

The FM24W256 is designed to operate in a manner very similar to other I²C interface memory products. The major differences result from the higher performance write capability of F-RAM technology. These improvements result in some differences between the FM24W256 and a similar configuration EEPROM during writes. The complete operation for both writes and reads is explained below.

Write Operation

All writes begin with a slave address, then a memory address. The bus master indicates a write operation by setting the LSB of the slave address (R/W bit) to a '0'. After addressing, the bus master sends each byte of data to the memory and the memory generates an acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap from 7FFFh to 0000h.

Unlike other nonvolatile memory technologies, there is no effective write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory cycle occurs in less time than a single bus clock. Therefore, any operation including read or write can occur immediately following a write. Acknowledge polling, a technique used with EEPROMs to determine if a write is complete is unnecessary and will always return a ready condition.

Internally, an actual memory write occurs after the 8th data bit is transferred. It will be complete before the acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using START or STOP condition prior to the 8th data bit. The FM24W256 uses no page buffering.

The memory array can be write-protected using the WP pin. Setting the WP pin to a HIGH condition (V_{DD}) will write-protect all addresses. The FM24W256 will not acknowledge data bytes that are written to protected addresses. In addition, the address counter will not increment if writes are attempted to these addresses. Setting WP to a LOW state (V_{SS}) will disable the write protect. WP is pulled down internally.

Figure 7 and Figure 8 on page 7 below illustrate a single-byte and multiple-byte write cycles.




Figure 7. Single-Byte Write

Acknowledge


By F-RAM

Stop

Ρ



Figure 8. Multi-Byte Write



Read Operation

There are two basic types of read operations. They are current address read and selective address read. In a current address read, the FM24W256 uses the internal address latch to supply the address. In a selective read, the user performs a procedure to set the address to a specific value.

Current Address & Sequential Read

As mentioned above the FM24W256 uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to a '1'. This indicates that a read operation is requested. After receiving the complete slave address, the FM24W256 will begin shifting out data from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Note Each time the bus master acknowledges a byte, this indicates that the FM24W256 should read out the next sequential byte.

There are four ways to properly terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM24W256 attempts to read out additional data onto the bus. The four valid methods are:

- The bus master issues a no-acknowledge in the 9th clock cycle and a STOP in the 10th clock cycle. This is illustrated in the diagrams below. This is preferred.
- 2. The bus master issues a no-acknowledge in the 9th clock cycle and a START in the 10th.
- 3. The bus master issues a STOP in the 9th clock cycle.
- 4. The bus master issues a START in the 9th clock cycle.

Figure 9. Current Address Read





Figure 10. Sequential Read






Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB (R/W) set to 0. This specifies a write

operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM24W256 acknowledges the address, the bus master issues a START condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a '1'. The operation is now a current address read.

Figure 11. Selective (Random) Read





Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the

device. These user guidelines are not tested.
Storage temperature65 °C to +125 °C
Maximum accumulated storage time At 125 °C ambient temperature
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on V_{DD} relative to V_{SS} 1.0 V to +7.0 V
Input voltage -1.0 V to + 7.0 V and V_{IN} < V_{DD} + 1.0 V
DC voltage applied to outputs in High-Z state0.5 V to V_{DD} + 0.5 V
Transient voltage (< 20 ns) on any pin to ground potential2.0 V to V _{DD} + 2.0 V

Package power dissipation capability (T _A = 25 °C)	1.0 W
Surface mount lead soldering temperature (10 seconds)	+260 °C
Electrostatic Discharge Voltage Human Body Model (AEC-Q100-002 Rev. E) Charged Device Model (AEC-Q100-011 Rev. B) Machine Model (AEC-Q100-003 Rev. E)	1.25 kV
Latch-up current	> 140 mA
* Exception: The " V_{IN} < V_{DD} + 1.0 V" restriction of to the SCL and SDA inputs.	loes not apply

Operating Range

Range Ambient Temperature (T _A)) V _{DD}		
Industrial	–40 °C to +85 °C	2.7 V to 5.5 V		

DC Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Cond	itions	Min	Typ [1]	Max	Unit
V_{DD}	Power supply			2.7	3.3	5.5	V
I _{DD}	Average V _{DD} current	SCL toggling	f _{SCL} = 100 kHz	_	-	100	μА
		between $V_{DD} = 0.3 \text{ V}$ and V_{SS} ,	f _{SCL} = 400 kHz	_	-	200	μА
[V])) 0.0 Valid VSS, E	f _{SCL} = 1 MHz	_	_	400	μА		
I _{SB}	Standby current	$SCL = SDA = V_{DD}$. All or V_{DD} . Stop commar		_	15	30	μА
I _{LI}	Input leakage current (Except WP and A2–A0)	$V_{SS} \le V_{IN} \le V_{DD}$		-1	-	+1	μА
	Input leakage current (for WP and A2–A0)	$V_{SS} \le V_{IN} \le V_{DD}$		-1	_	+100	μА
I _{LO}	Output leakage current	$V_{SS} \le V_{IN} \le V_{DD}$		-1	-	+1	μА
V _{IH}	Input HIGH voltage			0.7 × V _{DD}	-	V _{DD} + 0.3	V
V _{IL}	Input LOW voltage			-0.3	-	0.3 × V _{DD}	V
V _{OL}	Output LOW voltage	I _{OL} = 3 mA		_	-	0.4	V
R _{in} ^[2]	Input resistance (WP, A2–A0)	For V _{IN} = V _{IL (Max)}		40	_	-	kΩ
		For V _{IN} = V _{IH (Min)}		1	_	-	MΩ

Notes

Document Number: 001-84464 Rev. *L

Typical values are at 25 °C, V_{DD} = V_{DD} (typ). Not 100% tested.
 The input pull-down circuit is strong (40 kΩ) when the input voltage is below V_{IL} and weak (1 MΩ) when the input voltage is above V_{IH}.



Data Retention and Endurance

Parameter	Description	Test condition	Min	Max	Unit
T _{DR}	Data retention	T _A = 85 °C	10	-	Years
		T _A = 75 °C	38	-	
		T _A = 65 °C	151	-	
NV_C	Endurance	Over operating temperature	10 ¹⁴	_	Cycles

Capacitance


Parameter [3]	ter [3] Description Test Conditions		Max	Unit
Co	Output pin capacitance (SDA)	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{DD} = V_{DD} (\text{typ})$	8	pF
C _I	Input pin capacitance		6	pF

Thermal Resistance

Parameter [3]	Description	Test Conditions	8-pin SOIC	Unit
- JA	,	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
30	Thermal resistance (junction to case)	EIA/JESD51.	43	°C/W

AC Test Loads and Waveforms

Figure 12. AC Test Loads and Waveforms



AC Test Conditions

Input pulse levels	10% and 90% of V _{DD}
Input rise and fall times	10 ns
Input and output timing reference leve	els0.5 × V _{DD}
Output load capacitance	100 pF

Note

Document Number: 001-84464 Rev. *L

^{3.} These parameters are guaranteed by design and are not tested.




AC Switching Characteristics

Over the Operating Range

Param	eter [4]								
Cypress Parameter	Alt. Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
f _{SCL} ^[5]		SCL clock frequency	_	0.1	_	0.4	_	1.0	MHz
t _{SU; STA}		Start condition setup for repeated Start	4.7	_	0.6	_	0.25	_	μS
t _{HD;STA}		Start condition hold time	4.0	_	0.6	_	0.25	_	μS
t_{LOW}		Clock LOW period	4.7	_	1.3	_	0.6	_	μS
t _{HIGH}		Clock HIGH period	4.0	_	0.6	_	0.4	_	μS
t _{SU;DAT}	t _{SU;DATA}	Data in setup	250	-	100	-	100	-	ns
t _{HD;DAT}	t _{HD;DATA}	Data in hold	0	-	0	-	0	-	ns
t _{DH}		Data output hold (from SCL @ V _{IL})	0	-	0	-	0	-	ns
t _R ^[6]	t _r	Input rise time	_	1000	-	300	-	300	ns
t _F ^[6]	t _f	Input fall time	_	300	_	300	_	100	ns
t _{SU;STO}		STOP condition setup	4.0	-	0.6	-	0.25	-	μS
t _{AA}	t _{VD;DATA}	SCL LOW to SDA Data Out Valid	_	3	_	0.9	_	0.55	μS
t _{BUF}		Bus free before new transmission	4.7	_	1.3	-	0.5	-	μs
t _{SP}		Noise suppression time constant on SCL, SDA	_	50	_	50	-	50	ns

Figure 13. Read Bus Timing Diagram



- Test conditions assume signal transition time of 10 ns or less, timing reference levels of V_{DD}/2, input pulse levels of 0 to V_{DD}(typ), and output loading of the specified I_{OL} and load capacitance shown in Figure 12 on page 10.

 The speed-related specifications are guaranteed characteristic points along a continuous curve of operation from DC to f_{SCL} (max).

 These parameters are guaranteed by design and are not tested.




Power Cycle Timing

Over the Operating Range

Parameter	Description	Min	Max	Unit
t _{PU}	Power-up V _{DD} (min) to first access (START condition)	1	-	ms
t _{PD}	Last access (STOP condition) to power-down (V _{DD} (min))	0	_	μs
t _{VR} ^[7, 8]	V _{DD} power-up ramp rate	30	_	μs/V
t _{VF} ^[7, 8]	V _{DD} power-down ramp rate	30	_	µs/V

Figure 15. Power Cycle Timing



Notes

^{7.} Slope measured at any point on the V_{DD} waveform.

^{8.} Guaranteed by design.




Ordering Information

Ordering Code	Package Diagram	Package Type	Operating Range
FM24W256-G	51-85066	8-pin SOIC	Industrial
FM24W256-GTR			
FM24W256-EG ^[9]	001-85261	8-pin SOIC	
FM24W256-EGTR ^[9]			

All these parts are Pb-free. Contact your local Cypress sales representative for availability of these parts.

Ordering Code Definitions




Note

^{9.} These MPNs are "Not Recommended for New Designs".




Package Diagrams


Figure 16. 8-pin SOIC (150 Mils) Package Outline, 51-85066



- PIN 1 ID IS OPTIONAL,
 ROUND ON SINGLE LEADFRAME
 RECTANGULAR ON MATRIX LEADFRAME
- 3. REFERENCE JEDEC MS-012
- 4. PACKAGE WEIGHT 0.07gms

PART#				
S08.15	STANDARD PKG			
SZ08.15	LEAD FREE PKG			
SW8.15	LEAD FREE PKG			






51-85066 *I

Document Number: 001-84464 Rev. *L




Package Diagrams (continued)


Figure 17. 8-pin SOIC (208 Mils) Package Outline, 001-85261



NOTE:

- ⚠ DOES NO INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT
 EXCEED 0.006 INCH PER SIDE
- DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSION SHALL NOT EXCEED 0,010 INCH PER SIDE.
- 3. THIS PART IS COMPLIANT WITH EIAJ SPECIFICATION EDR-7320
- 4. LEAD SPAN/STAND OF HEIGHT/COPLANARITY ARE CONSIDERED AS SPECIAL CHARACTER.
- 5. CONTROLLING DIMENSIONS IN MM. [INCH]





001-85261 **



Acronyms

Acronym	Description
ACK	Acknowledge
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
I ² C	Inter-Integrated Circuit
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
LSB	Least Significant Bit
MSB	Most Significant Bit
NACK	No Acknowledge
RoHS	Restriction of Hazardous Substances
R/W	Read/Write
SCL	Serial Clock Line
SDA	Serial Data Access
SOIC	Small Outline Integrated Circuit
WP	Write Protect

Document Conventions

Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
Hz	hertz
Kb	1024 bit
kHz	kilohertz
kΩ	kilohm
MHz	megahertz
ΜΩ	megaohm
μΑ	microampere
μS	microsecond
mA	milliampere
ms	millisecond
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



Document History Page

cument	Number: 001		Т	
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3902082	GVCH	02/25/2013	New spec.
*A	3924523	GVCH	03/07/2013	Updated DC Electrical Characteristics: Changed minimum value of R_{IN} parameter from 4 M Ω to 1 M Ω corresponding to Test Condition "For $V_{IN} = V_{IH \ (min)}$ ". Updated Power Cycle Timing: Changed minimum value of t_{PU} parameter from 10 ms to 1 ms.
*B	3985098	GVCH	05/09/2013	Updated Package Diagrams: Updated SOIC package marking scheme.
*C	4014247	GVCH	05/29/2013	Added Appendix A - Errata for FM24W256.
*D	4045469	GVCH	06/30/2013	All errata items are fixed and the errata is removed.
*E	4283420	GVCH	02/19/2014	Changed status from Preliminary to Final. Updated Maximum Ratings: Added "Maximum junction temperature" and its corresponding details. Added "DC voltage applied to outputs in High-Z state" and its correspond details. Added "Transient voltage (< 20 ns) on any pin to ground potential" and corresponding details. Added "Package power dissipation capability (T _A = 25 °C)" and corresponding details. Removed "Package Moisture Sensitivity Level (MSL)" and its correspond details. Removed "Package Moisture Sensitivity Level (MSL)" and its correspond details. Updated DC Electrical Characteristics: Removed existing details of I _{LI} parameter and splitted I _{LI} parameter into the rows namely "Input leakage current (Except WP and A2–A0)" and "In leakage current (for WP and A2–A0)" and added corresponding values. Updated Data Retention and Endurance: Removed details of T _{DR} parameter corresponding to "T _A = +80 °C". Added details of T _{DR} parameter corresponding to "T _A = 65 °C". Added NV _C parameter and its corresponding details. Added Thermal Resistance. Updated Package Diagrams: Removed "Ramtron Revision History". Updated to Cypress template. Completing Sunset Review.
*F	4272607	GVCH	03/12/2014	Updated Power Cycle Timing: Removed t _{REC} parameter and its corresponding details.
*G	4562106	GVCH	11/05/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the e
*H	4781114	GVCH	05/29/2015	Updated Ordering Information: No change in part numbers. Fixed Typo (Replaced "001-85066" with "51-85066" in "Package Diagram column). Updated Package Diagrams: spec 51-85066 – Changed revision from *F to *G. Updated to new template.



Document History Page (continued)

Rev.	ECN No.	Orig. of	Submission	Description of Change
110 1.	LON NO.	Change	Date	bescription of change
*	4874738	ZSK / PSR	08/06/2015	Updated Maximum Ratings: Removed "Maximum junction temperature" and its corresponding details. Added "Maximum accumulated storage time" and its corresponding details. Added "Ambient temperature with power applied" and its corresponding details.
*J	4951762	LIZB / GVCH	10/07/2015	Updated Ordering Information: No change in part numbers. Removed "Not recommended for new designs" in "Package Type" column corresponding to "FM24W256-EG" and "FM24W256-EGTR". Updated Package Diagrams: spec 51-85066 – Changed revision from *G to *H.
*K	5718043	AESATMP8	04/28/2017	Updated logo and Copyright.
*L	6422733	GVCH	12/27/2018	Updated Maximum Ratings: Replaced "-55 °C to +125 °C" with "-65 °C to +125 °C" in ratings corresponding to "Storage temperature". Updated Ordering Information: No change in part numbers. Added Note 9 and referred the same note in "FM24W256-EG" and "FM24W256-EGTR". Updated Package Diagrams: spec 51-85066 – Changed revision from *H to *I. Updated to new template. Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2013–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, copyrights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and yo

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-84464 Rev. *L Revised December 27, 2018 Page 19 of 19

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Infineon:

FM24W256-GTR FM24W256-G