

## DESCRIPTION

The MP3385B is a step-up controller with four regulated LED current ( $I_{LED}$ ) channels, designed to drive WLED arrays for mid-sized and large-sized LCD panel backlighting applications.

The MP3385B employs peak current control mode and pulse-width modulation (PWM) control architecture for system loop regulation. The MP3385B drives an external MOSFET to boost the output voltage ( $V_{OUT}$ ) from a 4.5V to 33V input voltage ( $V_{IN}$ ) supply.

The MP3385B provides an  $I^2C$  digital interface to flexibly set the operation and protection modes, including dimming mode, the dimming current and dimming ratio, over-current protection (OCP), over-voltage protection (OVP), the LED short protection threshold, and the switching frequency (f<sub>SW</sub>).

For ease of use and board debugging, the MP3385B automatically detects and disables the unused LED strings during start-up to avoid charging the output to the OVP threshold.

The MP3385B achieves 1.8% current matching between each string. The low regulation voltage on the LED current sources improves efficiency and reduces power loss, which can result in a higher current output.

The MP3385B supports analog, PWM, and combined analog and PWM dimming modes to meet different application requirements. Full protection features include OCP, over-temperature protection (OTP), under-voltage protection (UVP), OVP, LED short and open protection, and inductor and diode short protection.

The MP3385B is available in a QFN-20 (4mmx4mm) package.

## FEATURES

- 4-String, Max 300mA/String WLED Driver
- 4.5V to 33V Input Voltage (V<sub>IN</sub>) Range
- 80V Absolute Maximum Rating for Each String
- 1.8% Current Matching Accuracy between Each String
- Unused Channel Auto-Detection during Start-Up
- 100kHz to 900kHz Configurable Switching Frequency (f<sub>SW</sub>)
- Multiple Dimming Modes Selectable via the l<sup>2</sup>C Interface:
  - Direct Pulse-Width Modulation (PWM) Dimming Mode
  - Internal, Fixed 23kHz PWM Dimming Mode via I<sup>2</sup>C
  - Analog Dimming Mode via Input Pulse
  - Internal Analog Dimming Mode via I<sup>2</sup>C
  - Mixed Dimming Mode via Input Pulse
  - Internal Mixed Dimming Mode via I<sup>2</sup>C
- 2% to 100% Configurable Full-Scale Current with 8-Bit Resolution
- 0% to 100% LED Dimming Range with 10-Bit Resolution for Internal Dimming Mode
- Cascading Capability with a Single Power Source
- 18V to 80V Over-Voltage Protection (OVP), 2V/Step
- 0.15V to 0.5V Latch-Off and Recoverable Over-Current Protection (OCP) Threshold, 50mV/Step
- Recoverable Thermal Shutdown Protection
- Available in a QFN-20 (4mmx4mm) Package

## APPLICATIONS

- Desktop LCD Flat-Panel Displays
- All-in-One PCs
- 2D and 3D LCD TVs

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS," the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## **TYPICAL APPLICATION**



### **ORDERING INFORMATION**

Part Number*	Package	Top Marking	MSL Rating
MP3385BGR	QFN-20 (4mmx4mm)	See Below	1

\* For Tape & Reel, add suffix -Z (e.g. MP3385BGR-Z).

## **TOP MARKING**

## MPSYWW M3385B LLLLLL

MPS: MPS prefix Y: Year code WW: Week code M3385B: Part number LLLLLL: Lot number



### PACKAGE REFERENCE

## **PIN FUNCTIONS**

Pin #	Name	Description
1	DRV	<b>Power MOSFET gate output of the step-up converter.</b> The DRV pin drives the external N-channel power MOSFET. Connect a resistor (e.g. $10\Omega$ ) to DRV.
2	VCC	<b>Internal 6V linear regulator output.</b> The VCC pin provides the power supply for the external MOSFET gate driver and the internal control circuitry. Bypass VCC to ground using a ceramic capacitor.
3	EN	<b>Enable control input.</b> Pull EN above 1.5V to turn on the part; pull EN below 0.6V to turn off the part. Do not float the EN pin.
4	VIN	Supply input. The VIN pin must be bypassed locally.
5	PWM	<b>Pulse-width modulation (PWM) input signal for brightness control.</b> Ensure that the PWM amplitude voltage level (V <sub>PWM</sub> ) exceeds the PWM input high threshold (V <sub>PWM_HI</sub> ), and that the low-level voltage is below the PWM input low threshold (V <sub>PWM_LO</sub> ). When the MP3385B works in direct PWM dimming mode, the LED current (I <sub>LED</sub> ) duty cycle (D <sub>ILED</sub> ) directly follows the PWM input signal duty cycle (D <sub>PWM</sub> ). For external analog and mixed dimming modes, the PWM pulse is filtered to a DC signal by an LPF capacitor, and I <sub>LED</sub> is proportional to D <sub>PWM</sub> . If PWM is floated, then weakly pull PWM to ground internally.
6	SCL	I <sup>2</sup> C clock input.
7	SDA	I <sup>2</sup> C data input.
8	FT	<b>Fault indication output.</b> The FT pin is an open drain during normal operation. FT is pulled low during a fault condition.
9	LPF	<b>Low-pass filter output for analog dimming with PWM input.</b> Connect a capacitor ( $C_{LPF}$ ) between the LPF pin and ground when the MP3385B operates in external PWM input analog dimming or mixed dimming mode. Remove $C_{LPF}$ when the part operates in direct PWM dimming mode.
10	OSC	Switching frequency ( $f_{sw}$ ) setting. Connect a resistor ( $R_{OSC}$ ) between the OSC pin and ground to set the step-up converter's $f_{SW}$ . The clock frequency is proportional to the current sourced from OSC. If connected to a 100k $\Omega$ Rosc, then select a 100kHz to 900kHz $f_{SW}$ via the I <sup>2</sup> C interface.
11	COMP	<b>Step-up converter compensation.</b> The COMP pin compensates for the regulation control loop. Connect a ceramic capacitor and resistor from COMP to ground.
12	ISET	<b>LED current (ILED) setting.</b> Connect a current-setting resistor from the ISET pin to ground to configure the current for each LED string.
13	LED4	<b>LED string 4 current input.</b> The LED4 pin is the open-drain output of an internal dimming control switch. Connect LED4 to the LED string 4 cathode.
14	LED3	<b>LED string 3 current input.</b> The LED3 pin is the open-drain output of an internal dimming control switch. Connect LED3 to the LED string 3 cathode.
15	PGND	Power ground.
16	LED2	<b>LED string 2 current input.</b> The LED2 pin is the open-drain output of an internal dimming control switch. Connect LED2 to the LED string 2 cathode.
17	LED1	<b>LED string 1 current input.</b> The LED1 pin is the open-drain output of an internal dimming control switch. Connect LED1 to the LED string 1 cathode.
18	OVP	Output over-voltage protection (OVP).
19	IS	<b>Current-sense input.</b> During normal operation, the IS pin senses the voltage across the external inductor current-sense resistor ( $R_{SENSE}$ ) for peak current mode control. IS also limits the inductor current ( $I_L$ ) during every switching cycle. If the MP3385B is used for cascading applications, then connect the slave chip's IS pin to ground. Do not float IS.
20	AGND	Signal ground.

### ABSOLUTE MAXIMUM RATINGS (1)

V <sub>IN</sub>	0.3V to +40V
$V_{\text{OVP}},V_{\text{LED1}}$ to $V_{\text{LED4}}$	0.3V to +80V
All other pins0.3V (-0.5V for	<sup>-</sup> <10ns) to +6.5V
Continuous power dissipation (	T <sub>A</sub> = 25°C) <sup>(2)</sup>
QFN-20 (4mmx4mm)	2.97W
Junction temperature	150°C
Lead temperature	260°C
Storage temperature	-65°C to +150°C

#### ESD Ratings

Human body model (HE	3M)	±1800V
Charged device model	(CDM)	) ±2000V

#### **Recommended Operating Conditions (3)**

Supply voltage (V<sub>IN</sub>) ......4.5V to 33V Operating junction temp......-40°C to +125°C

## Thermal Resistance <sup>(4)</sup> $\theta_{JA}$ $\theta_{JC}$

QFN-20 (4mmx4mm)..... 42...... 9.... °C/W

#### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J</sub> (MAX), the junction-toambient thermal resistance,  $\theta_{JA}$ , and the ambient temperature, T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) /  $\theta_{JA}$ . Exceeding the maximum allowable power dissipation can produce an excessive die temperature, which may cause the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, a 4-layer PCB.

## **ELECTRICAL CHARACTERISTICS**

#### $V_{IN}$ = 12V, $V_{EN}$ = 5V, $T_A$ = 25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Unit	
Operating input voltage	VIN		4.5		33	V	
Quiescent supply current	la	$V_{IN} = 12V$ , no switching		3		mA	
Shutdown supply current	lsт	$V_{EN} = 0V, V_{IN} = 12V$			1	μA	
Low-dropout (LDO) output voltage	Vcc	$7V < V_{IN} < 28V, 0 < I_{VCC} < 10mA$	5.4	6	6.3	V	
V <sub>CC</sub> under-voltage lockout (UVLO) threshold	Vcc_uvlo	Rising edge	3.7	4	4.3	V	
Vcc UVLO hysteresis				340		mV	
Enable (EN) high voltage	Ven_high	V <sub>EN</sub> rising	1.5			V	
EN low voltage	Ven_low	V <sub>EN</sub> falling			0.6	V	
Step-Up Converter							
Gate driver source impedance		$V_{CC} = 6V, V_{GATE} = 6V$		4		Ω	
Gate driver sink impedance		$V_{CC} = 6V$ , $I_{GATE} = 10mA$		2		Ω	
		$FS[3:0] = 0010b, Rosc = 100k\Omega$	156	195	234	kHz	
Switching frequency	fsw	$FS[3:0] = 1001b, R_{OSC} = 100k\Omega$	672	820	967	kHz	
OSC pin voltage	Vosc	$R_{OSC} = 100 k\Omega$ , $f_{SW} = 900 kHz$	1.75	1.79	1.83	V	
Maximum duty cycle	DMAX		90			%	
Cycle-by-cycle IS pin current		OCP[2:0] = 000b	130	150	170	mV	
limit		OCP[2:0] = 111b	465	500	535	mV	
COMP source current limit	ICOMP SOLI	1V < COMP < 2.9V		75		μA	
COMP sink current limit	COMP SILI	1V < COMP < 2.9V		15		μA	
COMP transconductance	GCOMP	$\Delta I_{COMP} = \pm 10 \mu A$		100		µA/V	
Current Dimming	•	· · ·					
Pulse-width modulation		M falling			0.4	N/	
(PWM) input low threshold	V PWM_LO	VPWM Talling			0.4	V	
PWM input high threshold	V <sub>PWM_HI</sub>	V <sub>PWM</sub> rising	1.5			V	
Dimming transfer point		MODE[1:0] = 10b		25		%	
Dimming transfer point		MODE[1:0] = 11b		50		%	
Internal dimming frequency			20	23		kHz	
Dimming ratio		Dimming resolution		0.098		%	
Dimining ratio		DIM[9:0] = 1111111111b		100		%	
Current Regulation							
ISET pin voltage	VISET		1.93	1.98	2.03	V	
	L ==	R <sub>ISET</sub> = 100.8kΩ, ILED[7:0] = FFh	192	201	210	m۸	
LEDX average current	ILEDx	$R_{ISET} = 100.8 k\Omega$ , $I_{LED} = 3 mA$	2.7	3	3.3	ШA	
		ILED[7:0] = 00h		2		0/	
Full-Scale current		ILED[7:0] = FFh <sup>(6)</sup>		100		70	
Current metobing (5)		$I_{LED} = 200 \text{mA}$			1.8	0/	
		I <sub>LED</sub> = 3mA			3	/0	
		I <sub>LED</sub> = 330mA		820			
LEDx regulation voltage	V <sub>LEDx</sub>	$I_{LED} = 200 \text{mA}$		700		mV	
		I <sub>LED</sub> = 60mA		500			

### ELECTRICAL CHARACTERISTICS (continued)

#### $V_{IN}$ = 12V, $V_{EN}$ = 5V, $T_A$ = 25°C, unless otherwise noted.

Parameters	Symbol	Condition	Min	Тур	Max	Unit
Protections						
Over-voltage protection	Maria	OVP[4:0] = 00000b	16.8	18	18.9	V
(OVP) threshold	VOVP	OVP[4:0] = 11100b	71.5	74	75.5	V
OVP UVLO threshold	Vovp_uvlo	Step-up converter fails		2.5		V
LEDx UVLO threshold	VLEDx_UVLO		147	206	265	mV
LEDx over-voltage (OV)	VIER OV	LEDS[2:0] = 000b		4		V
threshold	VLEDx_OV	LEDS[2:0] = 111b		11		V
Thermal protection threshold <sup>(6)</sup>	Tst			150		°C
Thermal protection hysteresis <sup>(6)</sup>				25		°C
I <sup>2</sup> C Interface Specifications	;					
Input logic low <sup>(6)</sup>	VIL				0.4	V
Input logic high <sup>(6)</sup>	Vih		1.3			V
Output logic low	Vol	$I_{LOAD} = 3mA$			0.4	V
SCL clock frequency <sup>(6)</sup>	fscl				400	kHz
SCL high time <sup>(6)</sup>	tніgн		0.6			μs
SCL low time <sup>(6)</sup>	t∟ow		1.3			μs
Data set-up time (6)	tsu_dat		100			ns
Data hold time <sup>(6)</sup>	thd_dat		0		0.9	μs
Set-up time for a repeated start condition <sup>(6)</sup>	t <sub>su_sta</sub>		0.6			μs
Hold time for a start condition <sup>(6)</sup>	thd_sta		0.6			μs
Bus free time between a start and stop condition <sup>(6)</sup>	tвuғ		1.3			μs
Set-up time for a stop condition <sup>(6)</sup>	t <sub>SU_STO</sub>		0.6			μs
SCL and SDA rising time <sup>(6)</sup>	t <sub>R</sub>		20 + 0.1 х С <sub>в</sub>		300	ns
SCL and SDA falling time	t⊧		20 + 0.1 x Св		300	ns
Pulse width of suppressed spike <sup>(6)</sup>	t <sub>SP</sub>		0		50	ns
Capacitance for each bus line <sup>(6)</sup>	Св				400	pF

#### Notes:

5) Matching is defined as the difference between the maximum to minimum current divided by twice the average currents.

6) Guaranteed by characterization. Not tested in production.

### TIMING DIAGRAM



P =Stop Command

Figure 1: I<sup>2</sup>C-Compatible Interface Timing Diagram

## **TYPICAL PERFORMANCE CHARACTERISTICS**

 $V_{IN}$  = 12V,  $V_{EN}$  = 3.3V, unless otherwise noted.





## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 $V_{\text{IN}}$  = 12V,  $V_{\text{EN}}$  = 3.3V, L = 33µH, 120mA/string, 4 strings, 14 LEDs,  $T_{\text{A}}$  = 25°C, unless otherwise noted.



MP3385B Rev. 1.0 7/20/2022

MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2022 MPS. All Rights Reserved.

## **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{IN}$  = 12V,  $V_{EN}$  = 3.3V, 120mA/string, 4 strings, 14 LEDs,  $T_A$  = 25°C, unless otherwise noted.



#### **One String Open**

**One-String Short** 









20µs/div.

#### Short Diode Protection 30mA/string



### FUNCTIONAL BLOCK DIAGRAM



Figure 2: Functional Block Diagram

## OPERATION

The MP3385B is a configurable, constantfrequency, peak current control mode, step-up converter with 4-channel regulated current sources to drive an array of four white LED strings. The MP3385B provides an I<sup>2</sup>C interface for easy communication, which can be used to flexibly set the operation modes.

#### Internal 6V Regulator

The MP3385B includes an internal linear regulator (VCC). When the input voltage ( $V_{IN}$ ) exceeds 6.5V, VCC outputs a 6V power supply to the external MOSFET gate driver and the internal control circuitry. The VCC voltage ( $V_{CC}$ ) drops to 0V when the chip shuts down. The MP3385B features under-voltage lockout (UVLO). The chip is disabled until  $V_{CC}$  exceeds the UVLO threshold. The UVLO hysteresis is approximately 340mV.

#### System Start-Up

When enabled, the MP3385B checks the topology connection first by monitoring the over-voltage protection (OVP) pin. This determines whether a Schottky diode is connected or the boost output is shorted to ground. An OVP voltage exceeding 2.5V allows the chip to switch normally. Otherwise, switching is disabled. The MP3385B checks additional safety limits after passing the OVP test, including LED open and short protection, UVLO, over-temperature protection (OTP), and over-current protection (OCP). If all protection tests pass, then the chip begins boosting the step-up converter with an internal soft start (SS).

#### Step-Up Converter

At the beginning of each switching cycle, the internal clock turns on the external MOSFET. During normal operation, the minimum turn-on time for the external MOSFET is about 150ns. Add a stabilizing ramp to the current-sense amplifier's output to prevent subharmonic oscillations when the duty cycle exceeds 50%. Then the summed output of the stabilizing ramp and current-sense amplifier is fed into the PWM comparator. When the summed voltage reaches the error amplifier (EA)'s output voltage ( $V_{COMP}$ ), the external MOSFET turns off.

 $V_{COMP}$  is an amplified signal of the difference between the reference voltage ( $V_{REF}$ ) and the feedback voltage ( $V_{FB}$ ). The converter automatically chooses the lowest active LEDx pin voltage ( $V_{LEDx}$ ) to provide a sufficient bus voltage to power all of the LED arrays.

If  $V_{FB}$  drops below  $V_{REF}$ , then  $V_{COMP}$  increases. This results in more current flowing through the MOSFET, increasing the power delivered to the output and forming a closed loop that regulates the output voltage ( $V_{OUT}$ ).

Under light-load operation, especially if  $V_{OUT} \approx V_{IN}$ , the converter runs in pulse-skip mode. In this mode, the MOSFET turns on for a minimum on time and then the converter discharges the power to the output for the remaining period. The external MOSFET remains off until  $V_{OUT}$  must be boosted again.

#### Dimming Control

The MP3385B provides three flexible dimming methods: PWM dimming, analog dimming, and mixed dimming.

For PWM dimming, set MODE to 00b. If INTERFACE = 0, the LED current ( $I_{LED}$ ) duty cycle ( $D_{ILED}$ ) directly follows the PWM input signal duty cycle ( $D_{PWM}$ ). If INTERFACE = 1, then the IC works in internal PWM dimming mode, and  $D_{ILED}$  is set by internal registers 03h and 04h. The internal dimming frequency is fixed at 23kHz.

For analog dimming, set MODE to 01b. If INTERFACE = 0, the  $I_{LED}$  amplitude follows  $D_{PWM}$ . If INTERFACE = 1, the IC works in internal analog dimming mode, where the  $I_{LED}$  amplitude follows the values of internal registers 03h and 04h.

For mixed dimming, there are two transfer points from analog to PWM dimming (25% or 50%), which can be set via the I<sup>2</sup>C interface.

If MODE is set to 10b when the dimming duty cycle ( $D_{DIM}$ ) exceeds the 25% threshold, then the IC works in analog dimming mode. Otherwise, the IC works in PWM dimming mode. If MODE is set to 11b when  $D_{DIM}$  exceeds the 50% threshold, then the IC works in analog dimming mode.

Otherwise, the IC works in PWM dimming mode.

If INTERFACE = 0 in mixed dimming mode, then the  $I_{LED}$  amplitude is proportional to the external PWM signal ratio when  $D_{PWM}$  exceeds the transfer point (25% or 50%). The  $I_{LED}$ amplitude is fixed to 100% brightness, while  $D_{ILED}$  is equal to the input PWM ratio (if  $D_{PWM}$  is below the transfer point). If INTERFACE = 1, then the  $I_{LED}$  amplitude and  $D_{ILED}$  are set by registers 03h and 04h.

Regardless of the INTERFACE setting (1 or 0), the  $I_{LED}$  frequency is fixed at 23kHz in mixed dimming mode when  $D_{PWM}$  is below the transfer point (25% or 50%).

To avoid noise at the small dimming ratio, the IC turns off the current sources if the current is below 1.2% of the full-scale current.

For the external PWM signal input dimming modes (INTERFACE = 0), the PWM signal's minimum pulse width is limited to  $2\mu$ s to avoid noise interruption.

#### **Operating Switching Frequency (fsw)**

The MP3385B's switching frequency ( $f_{SW}$ ) can be changed by the OSC resistor ( $R_{OSC}$ ) and register 01h, FS[3:0].  $f_{SW}$  ranges from 100kHz to 900kHz, and can be set via the I<sup>2</sup>C register bits when a 100k $\Omega$  resistor is connected to the OSC pin. This optimizes the size of the external components and system efficiency.

#### **Open-String Protection**

Open-string protection is achieved by detecting the OVP pin voltage and  $V_{LEDx}$  (where "LEDx" can be LED1, LED2, LED3, or LED4). If one or more strings are open, then the respective LEDx pins are pulled to ground and the IC continues charging  $V_{OUT}$  until it reaches the OVP threshold. If the OVP threshold is triggered, then the chip stops switching and marks off the strings for which  $V_{LEDx}$  is below 206mV. Once marked, the remaining LED strings force  $V_{OUT}$  back to normal regulation. The string with the largest voltage drop determines the output regulation value.

The MP3385B always attempts to light at least one string. If all strings are open, the MP3385B shuts down the step-up converter. The strings remain in this marked state until the chip resets. If an LED string is open or unused before startup, the IC automatically detects and marks off the open channel to prevent the output from charging to the OVP threshold. This prevents a start-up failure from LED short-string misprotection caused by OVP being triggered, which is useful for application use and test board debugging. The unused LED string autodetection function is disabled if the I<sup>2</sup>C is active and the OVP threshold is changed by the I<sup>2</sup>C after EN and VIN start-up.

The MP3385B disables the unused LED string by disabling the corresponding register control bit for each 4-channel current source. In some applications, if fewer than four LED strings are required, then the unused LED current sources can be disabled by setting LED[4:0] to 0 in register 00h.

#### **Short-String Protection**

The MP3385B monitors  $V_{LEDx}$  to determine whether a short-string fault has occurred. If one or more strings are shorted, then the respective LEDx pins tolerate high-voltage stress. If  $V_{LEDx}$ exceeds the protection threshold, which is configurable by register 01h, LEDS[2:0], then short-string fault detection is triggered. When a short-string fault remains for longer than 10ms, the fault string is marked off and disabled. Once a string is marked off, it disconnects from the  $V_{OUT}$  loop until V<sub>IN</sub> or EN restarts.

#### Cycle-by-Cycle Current Limit

To prevent the external components from exceeding their respective current stress ratings, the IC employs cycle-by-cycle current-limit protection. The current limit threshold is configurable from 150mV to 500mV via register 05h, OCP[2:0].

If the current exceeds the current limit threshold and OCPM = 0, the IC latches off until the power is reset or EN is toggled while operating in latch-off mode. If OCPM = 1, the device restarts once the current drops below the current limit again.

#### Short Inductor and Diode Protection

When the external inductor or diode is shorted, the IC provides protection by detecting the current flowing through the power MOSFET.

#### **Unused LED String Auto-Detection**

Once the current-sense voltage across the sense resistor (connected between IS and GND) reaches the current protection threshold and lasts for four switching cycles, the IC stops switching and latches off.

#### Thermal Shutdown Protection

The MP3385B monitors the silicon die temperature to prevent the IC from operating at exceedingly high temperatures. If the die temperature exceeds the upper threshold  $(T_{ST})$ , the IC shuts down. Once the die temperature drops below the lower threshold, the IC starts up again and resumes normal operation. The hysteresis value is typically 25°C.

## Fault Flag Output and Fault Register Indicator

The FT pin is an open drain when the LED driver is in normal operation. FT is connected to VCC via an external  $100k\Omega$  resistor, and pulled to logic high when there is no fault. If a fault occurs, FT is pulled to logic low. Set the corresponding fault bit in register 03h to 1.

### **I<sup>2</sup>C INTERFACE**

#### I<sup>2</sup>C Chip Address

After a start (S) command, the  $I^2$ C-compatible master sends a 7-bit address, followed by an 8th data direction bit (where 1 = read and 0 = write, respectively).

Figure 3 shows the register address to/from which the data is written and read.

0	1	1	0	0	0	1	R/W
	•	•	0	Ŭ	0		10,00

Figure 3: I<sup>2</sup>C-Compatible Device Address

## **REGISTER MAP**

Address	D7	D6	D5	D4	D3	D2	D1	D0
00h	LED4	LED3	LED2	LED1	NA	INTERFACE	MODE1	MODE0
01h	OCPM	LEDS2	LEDS1	LEDS0	FS3	FS2	FS1	FS0
02h	ILED7	ILED6	ILED5	ILED4	ILED3	ILED2	ILED1	ILED0
03h	DIODEO_F	OVP_F	OCP_F	LEDS_F	LEDO_F	OTP_F	DIM1	DIM0
04h	DIM9	DIM8	DIM7	DIM6	DIM5	DIM4	DIM3	DIM2
05h	OVP4	OVP3	OVP2	OVP1	OVP0	OCP2	OCP1	OCP0
06h	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0



#### REG00h

	Addr: 0x00							
Bits	Bit Name	Access	Default	Description				
				Enables the LED current source. LED1, LED2, LED3, and LED4 control the following internal LED current sources, respectively:				
				LED1: LED current source 1				
				1 = Enabled 0 = Disabled				
				LED2: LED current source 2				
7:4	LED[4:0]	R/W	1111b	1 = Enabled 0 = Disabled				
				LED3: LED current source 3				
				1 = Enabled 0 = Disabled				
				LED4: LED current source 4				
				1= Enabled				
				0 = Disabled				
3	N/A	R/W	N/A	N/A				
		R/W	0b	Sets the dimming input interface.				
2	INTERFACE			0 = Dimming control via the pulse-width modulation (PWM) input signal $1 = Dimming$ control via the I <sup>2</sup> C interface				
				Sets the dimming mode.				
1:0	MODE[1:0]	R/W	00b	00 = PWM dimming mode. If INTERFACE = 0, then the I <sub>LED</sub> duty cycle (D <sub>ILED</sub> ) directly follows the PWM input signal duty cycle (D <sub>PWM</sub> ). If INTERFACE = 1, then the IC works in internal PWM dimming mode and D <sub>ILED</sub> is set by internal registers 03h and 04h. The internal dimming frequency is fixed at 23kHz. 01 = Analog dimming mode. If INTERFACE = 0, then the I <sub>LED</sub> amplitude follows D <sub>PWM</sub> . If INTERFACE = 1, then the I <sub>LED</sub> amplitude follows the values of internal registers 03h and 04h. 10 = Mixed dimming mode. If the dimming duty cycle (D <sub>DIM</sub> ) exceeds the 25% threshold, then the IC works in analog dimming mode. 0therwise, the IC works in PWM dimming mode. 11 = Mixed dimming mode. If D <sub>DIM</sub> exceeds the 50% threshold, the IC works in analog dimming mode.				

#### REG01h

Bits	Bit Name	Access	Default	Description
7 OCPM F	R/W	Ωb	Selects the cycle-by-cycle current limiting mode.	
				1 = Recoverable mode current limit
				LED short protection threshold, 1V/step. The default value is 8V.
4:6	LEDS[2:0]	R/W	100b	000 = 4V 001 = 5V 111 = 11V
				Sets the boost converter switching frequency (fsw). The default $f_{\text{SW}}$ is 400kHz.
3:0	FS[3:0]	R/W	0100b	0000b = Boost converter off 0001b = 100kHz 0010b = 200kHz 0011b = 300kHz 0100b = 400kHz 0101b = 500kHz 0110b = 600kHz 0111b = 700kHz 1000b = 800kHz 1001b = 900kHz

#### REG02h

	Addr: 0x02						
Bits	Bit Name	Access	Default	Description			
			Sets the full-scale $I_{\text{LED}}$ value, which corresponds to the 2% to 100% external current value set by a resistor, with 0.39% per step. The default value is 23.5%.				
7:0	ILED[7:0]	R/W	3Bh	00h~04h = 2% 05h = 2.39% 06h = 2.78% FFh = 100%			

#### REG03h

Addr: 0x03						
Bits	Bit Name	Access	Default	Description		
7	DIODEO_F	R	0b	Diode open fault indication. 1 = Fault 0 = Normal		
6	OVP_F	R	Ob	Output over-voltage (OV) fault indication. 1 = Fault 0 = Normal		
5	OCP_F	R	0b	Converter over-current (OC) fault indication. 1 = Fault 0 = Normal		
4	LEDS_F	R	0b	LED string short fault indication. 1 = Fault 0 = Normal		
3	LEDO_F	R	0b	LED string open fault indication. 1 = Fault 0 = Normal		
2	OTP_F	R	0b	IC over-temperature (OT) fault indication. 1 = Fault 0 = Normal		
1:0	DIM[1:0]	R/W	11b	Sets LED dimming brightness, 2 least significant bits (LSB).		

#### REG04h

Addr: 0x04					
Bits	Bits Bit Name Access Default Description				
7:0	DIM[9:2]	R/W	7Fh	Sets LED dimming brightness, 8 most significant bits (MSB), with 0.098% per step. The default value is 50% dimming brightness.	

#### REG05h

Addr: 0x05					
Bits	Bit Name	Access	Default	Description	
	OVP[4:0]	R/W	11100b	Sets the output over-voltage protection (OVP) threshold based on the OVP pin connected to the LED anode, 2V/step. The default value is 74V.	
7:3				00000 = 18V 00001 = 20V 11100 = 74V 11111 = 80V	
2.0		P \\\/	1116	Sets the converter over-current protection (OCP) threshold, 50mV/step. The default value is 0.5V.	
2.0	001 [2.0]		1110	000 = 0.15V 111 = 0.5V	



#### REG06h

	Addr: 0x06						
Bits	Bit Name	Access	Default	Description			
7:0	ID[7:0]	R	01h	Vendor ID information.			

## **APPLICATION INFORMATION**

#### Selecting the Switching Frequency (fsw)

The converter's  $f_{SW}$  depends on both  $R_{OSC}$  and register 01h, FS[3:0]. If a 100k $\Omega$  resistor is selected for  $R_{OSC}$  and connected to OSC, then  $f_{SW}$  is set from 100kHz to 900kHz via the I<sup>2</sup>C interface. 0001b to 1001b corresponds to 100kHz to 900kHz, respectively. Table 1 shows the corresponding values between  $f_{SW}$  and FS[3:0].

Table 1:	Switching	Frequencies
----------	-----------	-------------

FS[3:0]	fsw	Units
0000b	Converter off	
0001b	100	
0010b	200	
0011b	300	
0100b	400	
0101b	500	kHz
0110b	600	
0111b	700	
1000b	800	
1001b	900	

Without the  $I^2C$  interface,  $R_{OSC}$  sets the internal  $f_{SW}$  for the step-up converter, which can be calculated using Equation (1):

$$f_{SW}(kHz) = \frac{40000}{R_{OSC}(k\Omega)}$$
(1)

If  $R_{OSC}$  is set to  $100k\Omega$ , then  $f_{SW}$  is 400kHz.

#### Setting the Full-Scale LED Current

The full-scale  $I_{LED}$  amplitude is set via the current-setting resistor on ISET ( $R_{ISET}$ ) and register 02h, ILED[7:0], which sets the full-scale  $I_{LED}$ . The full-scale  $I_{LED}$  amplitude can be calculated using Equation (2):

$$I_{\text{LED}}(\text{mA}) = \frac{20196}{R_{\text{ISET}}(k\Omega)} \times K_{\text{FULLSCALE}} \tag{2}$$

Where  $K_{\text{FULLSCALE}}$  is the ratio set by register 02h, ILED[7:0].

Without the I<sup>2</sup>C interface, the  $I_{LED}$  amplitude is set via  $R_{ISET}$ , and can be calculated using Equation (3):

$$I_{LED}(mA) = \frac{4633}{R_{ISET}(k\Omega)}$$
(3)

If  $R_{ISET} = 46.4k\Omega$ , then  $I_{LED}$  is set to 100mA. Do not leave ISET open.

#### Selecting the Input Capacitor

The input capacitor  $(C_{IN})$  reduces the surge current drawn from the input supply as well as the switching noise from the device. The  $C_{IN}$  impedance at  $f_{SW}$  should be below the input source impedance to prevent high-frequency switching current from passing through to the input. Ceramic capacitors with X5R or X7R dielectrics are recommended for their low-ESR and small temperature coefficients. For most applications, it is recommended to use a  $4.7\mu$ F ceramic capacitor in parallel with a  $220\mu$ F electrolytic capacitor.

## Selecting the Inductor and Current-Sense Resistor

A larger-value inductor results in reduced ripple current and peak inductor current  $(I_{L_PEAK})$ , which reduces stress on the N-channel MOSFET. However, it also has a larger physical size, higher series resistance, and lower saturation current. Choose an inductor that does not saturate under the worst-case load conditions. Select the minimum inductance (L) to ensure that the boost converter works in continuous conduction mode (CCM) with high efficiency and good EMI performance.

The required inductance (L) can be calculated using Equation (4):

$$L \ge \frac{\eta \times V_{OUT} \times D \times (1-D)^2}{2 \times f_{SW} \times I_{LOAD}}$$
(4)

Where  $I_{LOAD}$  is the LED load current,  $\eta$  is the efficiency, and D is the switching duty cycle.

D can be calculated using Equation (5):

$$D = 1 - \frac{V_{IN}}{V_{OUT}}$$
(5)

The switching current is typically used for peak current mode control. To avoid reaching the current limit ( $I_{LIMIT}$ ), the voltage across the current-sense resistor ( $R_{SENSE}$ ) must be below 70% of the current limit voltage ( $V_{SENSE}$ ) in the worst-case scenario.  $R_{SENSE}$  can be calculated using Equation (6):

$$R_{\text{SENSE}} = \frac{0.7 \times V_{\text{SENSE}}}{I_{L_{-\text{PEAK}}}}$$
(6)

MP3385B Rev. 1.0 7/20/2022

 $I_{L PEAK}$  can be calculated using Equation (7):

$$I_{L\_PEAK} = \frac{V_{OUT} \times I_{LOAD}}{\eta V_{IN}} + \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2 \times L \times f_{SW} \times V_{OUT}}$$
(7)

V<sub>SENSE</sub> is set by register 05h, OCP[2:0].

#### Selecting the Power MOSFET

The MP3385B can drive a wide variety of Nchannel MOSFETS. The critical MOSFET selection parameters include maximum drainto-source voltage (V<sub>DS\_MAX</sub>), maximum current  $(I_{D MAX})$ , on resistance  $(R_{DS(ON)})$ , gate-source charge ( $Q_{GS}$ ), gate-drain charge ( $Q_{GD}$ ), and total gate charge  $(Q_G)$ .

Ideally, the off-state voltage across the MOSFET is equal to V<sub>OUT</sub>. Consider the voltage spike when the MOSFET turns off, where V<sub>DS MAX</sub> should exceed V<sub>OUT</sub> by 1.5 times.

The maximum current through the power MOSFET occurs at the minimum  $V_{IN}$  ( $V_{IN MIN}$ ) and the maximum output power. The maximum RMS current through the MOSFET (I<sub>RMS MAX</sub>) can be calculated using Equation (8):

$$I_{\text{RMS}_{\text{MAX}}} = I_{\text{IN}_{\text{MAX}}} \times \sqrt{D_{\text{MAX}}}$$
(8)

The maximum duty cycle (D<sub>MAX</sub>) can be calculated using Equation (9):

$$\mathsf{D}_{\mathsf{MAX}} \approx \frac{\mathsf{V}_{\mathsf{OUT}} - \mathsf{V}_{\mathsf{IN}\_\mathsf{MIN}}}{\mathsf{V}_{\mathsf{OUT}}} \tag{9}$$

The MOSFET's current rating should exceed I<sub>RMS MAX</sub> by 1.5 times. The MOSFET's R<sub>DS(ON)</sub> determines the conduction loss (P<sub>COND</sub>), which can be calculated using Equation (10):

$$\mathbf{P}_{\text{COND}} = \mathbf{I}_{\text{RMS}}^{2} \times \mathbf{R}_{\text{DS (ON)}} \times \mathbf{k}$$
(10)

Where k is the MOSFET's temperature coefficient.

The switching loss is related to  $Q_{GD}$  and  $Q_{GS}$ , which determine the commutation time. Q<sub>GS1</sub> is the charge between the threshold voltage and the plateau voltage when a driver charges the gate, and can be read in the V<sub>GS</sub> vs. Q<sub>G</sub> chart in the MOSFET datasheet. Q<sub>GD</sub> is the charge during the plateau voltage.

These two parameters are required to estimate the turn-on and turn-off losses (P<sub>SW</sub>), which can be calculated using Equation (11):

$$P_{SW} = \frac{Q_{GS1} \times R_{G}}{V_{DR} - V_{TH}} \times V_{DS} \times I_{IN} \times f_{SW} + \frac{Q_{GD} \times R_{G}}{V_{DR} - V_{PLT}} \times V_{DS} \times I_{IN} \times f_{SW}$$
(11)

Where  $V_{TH}$  is the threshold voltage,  $V_{PLT}$  is the plateau voltage, R<sub>G</sub> is the gate resistance, and V<sub>DS</sub> is the drain-source voltage.

Note that calculating the switching loss is the most difficult part of loss estimation. Equation (11) provides a simplified equation. For more accurate estimates, the equation becomes much more complex. Q<sub>G</sub> is used to calculate the gate driver loss (P<sub>DR</sub>), which can be calculated using Equation (12):

$$P_{DR} = Q_G \times V_{DR} \times f_{SW}$$
(12)

Where  $V_{DR}$  is the drive voltage.

#### Selecting the Output Capacitor

The output capacitor ( $C_{OUT}$ ) keeps the  $V_{OUT}$ ripple small and ensures feedback loop stability. C<sub>OUT</sub> impedance must be low at f<sub>SW</sub>. Ceramic X7R capacitors with dielectrics are recommended for their low ESR characteristics. For most applications, a 4.7µF ceramic capacitor in parallel with a 22µF electrolytic capacitor is sufficient.

#### Setting the Over-Voltage Protection (OVP) Threshold

Open-string protection is achieved through detecting the OVP pin voltage. In some cases, an LED string failure results in VFB remaining at 0V. The MP3385B continues boosting Vout higher and higher. If VOUT reaches the configured OVP threshold, then OVP is triggered.

To ensure that the chip functions properly, an appropriate V<sub>OVP</sub> is required. The recommended OVP level is about 1.1 to 1.2 times above VOUT for normal operation. If the OVP pin is connected to the LED load anode, V<sub>OVP</sub> is set via register 05h, OVP[4:0]. It is not recommended to set the OVP value above 80V. considering the LED return pin voltage rating.

If the MP3385B is utilized for >80V  $V_{OUT}$  applications via an external extension, then connect a proper resistor ( $R_{OVP}$ ) between the LED anode and OVP pins to change the OV level of  $V_{OVP}$ . This  $V_{OVP}$  level can be calculated with  $R_{OVP}$  using Equation (13):

$$V_{\rm OVP}(V) = \frac{R_{\rm OVP}(k\Omega) + 1600}{40} \times 1.9$$
 (13)

Where register 05h, OVP[4:0] is the default setting.

#### **Expanding LED Channels**

The MP3385B expands the number of LED channels by using two or three ICs in parallel. To connect two ICs for a total of eight LED strings, connect the master IC's VCC pins to the slave IC's VCC pins, which powers the slave IC internal logic circuitry. Connect the slave IC's COMP pins to the master IC's COMP pins to regulate the voltage of all eight strings. The slave IC's MOSFET driving signals are not used. The boost converter can only be driven by the master IC. Do not leave the slave IC's IS pin floating; instead, connect it to ground. Apply the EN and DIM signals to both ICs. The master IC's OVP threshold should exceed the slave IC's OVP threshold.

#### PCB Layout Guidelines

Efficient PCB layout is critical to reduce EMI noise and achieve stable operation. For the best results, refer to Figure 4 and follow the guidelines below:

- 1. A high-frequency pulse current flows through the loop between the external MOSFET, output diode, C<sub>OUT</sub>, R<sub>SENSE</sub>, and PGND. Keep this loop as short as possible to reduce noise and EMI.
- Internally connect the IC's exposed pad to the AGND pin, and refer all logic signals to AGND.
- 3. Externally connect PGND to AGND, routing PGND away from the logic signals.
- 4. Place the ceramic capacitors for VIN and VCC as close to the IC as possible.



Figure 4: Recommended PCB Layout



#### Note:

7) Remove the LPF capacitor (C5) when the MP3385B works in direct PWM dimming. Some component values may need to be adjusted for different application conditions.



## **PACKAGE INFORMATION**





TOP VIEW



BOTTOM VIEW

PIN 1 ID OPTION B

R0.25 TYP.



SIDE VIEW





RECOMMENDED LAND PATTERN

#### NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS.

2) EXPOSED PADDLE SIZE DOES NOT INCLUDE

MOLD FLASH. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS

MAX.

4) JEDEC REFERENCE IS MO-220

5) DRAWING IS NOT TO SCALE.

## CARRIER INFORMATION





Part Number	Package	Quantity/	Quantity/	Quantity/	Reel	Carrier	Carrier
	Description	Reel	Tube	Tray	Diameter	Tape Width	Tape Pitch
MP3385BGR-Z	QFN-20 (4mmx4mm)	5000	N/A	N/A	13in	12mm	8mm

## **REVISION HISTORY**

Revision #	<b>Revision Date</b>	Description	Pages Updated
1.0	7/20/2022	Initial Release	-

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

## **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Monolithic Power Systems (MPS): MP3385BGR-P MP3385BGR-Z