## FEATURES

$3.8 \mathrm{~mm} \times 5.0 \mathrm{~mm} \times 0.9 \mathrm{~mm}$ module with integrated optical components
1 blue LED, 1 IR LED, and 2 photodiodes
2 external inputs for other sensors (for example, carbon monoxide (CO) and temperature)
Three 370 mA LED drivers
20-bit burst accumulator enabling 20 bits per sample period
On-board sample to sample accumulator enabling up to 27 bits per data read
Optimized SNR for signal limited cases
$1^{2} \mathrm{C}$ or SPI communications

## APPLICATIONS

Smoke detection

## GENERAL DESCRIPTION

The ADPD188BI is a complete photometric system for smoke detection using optical dual wavelength technology. The module integrates a highly efficient photometric front end, two light emitting diodes (LEDs), and two photodiodes (PDs). These items are housed in a custom package that prevents light from going directly from the LED to the photodiode without first entering the smoke detection chamber.
The front end of the application specific integrated circuit (ASIC) consists of a control block, a 14 -bit analog-to-digital converter (ADC) with a 20-bit burst accumulator, and three flexible, independently configurable LED drivers. The control circuitry includes flexible LED signaling and synchronous detection. The analog front end (AFE) features best-in-class rejection of signal offset and corruption due to modulated interference commonly caused by ambient light. The data output and functional configuration occur over a $1.8 \mathrm{~V} \mathrm{I}^{2} \mathrm{C}$ interface or serial peripheral interface (SPI) port.

## FUNCTIONAL BLOCK DIAGRAM



Figure 1.

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
General Description .....  1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 4
Analog Specifications. .....  6
Digital Specifications ..... 7
Timing Specifications .....  8
Absolute Maximum Ratings ..... 10
Thermal Resistance ..... 10
Recommended Soldering Profile ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions ..... 11
Typical Performance Characteristics ..... 12
Theory of Operation ..... 15
Introduction ..... 15
Optical Components ..... 15
Dual Time Slot Operation ..... 16
Time Slot Switch. ..... 17
Adjustable Sampling Frequency. ..... 18
External Synchronization for Sampling ..... 18
State Machine Operation ..... 18
Normal Mode Operation and Data Flow ..... 19
Communications Interface ..... 21
$\mathrm{I}^{2} \mathrm{C}$ Interface ..... 21
SPI Port ..... 22
Applications Information. ..... 24
REVISION HISTORY
9/2020—Rev. A to Rev. B
Changes to Typical Performance Characteristics Section ..... 12
Deleted Figure 18; Renumbered Sequentially ..... 14
Changes to Figure 18 and Figure 19 ..... 14
11/2019—Rev. 0 to Rev. A
Changes to Table 1 ..... 5
Added Endnote 1, Table 2; Renumbered Sequentially ..... 6
Changed Output Voltage Level Parameter to SDA Output Voltage Level Parameter, Table 3 ..... 7
Added Endnote 1, Table 6 ..... 10
Changes to Thermal Resistance Section ..... 10
Changes to Figure 10 and Figure 11 ..... 12
Typical Connection Diagram ..... 24
Land Pattern ..... 24
Recommended Start-Up Sequence ..... 24
Reading Data ..... 25
Clocks and Timing Calibration. ..... 26
Optional Timing Signals Available on GPIO0 and GPIO1 ..... 27
LED Driver Pins and LED Supply Voltage. ..... 28
LED Driver Operation ..... 28
Determining the Average Current ..... 29
Determining Cvied ..... 29
Using External LEDs ..... 30
Calculating Current Consumption ..... 30
Optimizing SNR ..... 30
TIA ADC Mode ..... 33
Float Mode ..... 35
Recommended Configuration for Smoke Detector Application ..... 42
Using a Smoke Chamber with the ADPD188BI. ..... 42
Register Details ..... 43
LED Control Registers ..... 47
AFE Configuration Registers. ..... 49
Float Mode Registers ..... 53
System Registers ..... 55
ADC Registers ..... 60
Data Registers ..... 61
Outline Dimensions ..... 62
Ordering Guide ..... 62
Changes to Figure 12 and Figure 13 ..... 13
Added Figure 19 and Figure 20; Renumbered Sequentially ..... 14
Changes to Figure 21 ..... 15
Changes to Dual Time Slot Operation Section and Table 11 .. ..... 16
Changes to Time Slot Switch Section ..... 17
Changes to Adjustable Sampling Frequency Section ..... 18
Changes to Averaging Section ..... 20
Changes to I ${ }^{2} \mathrm{C}$ Interface Section ..... 21
Changes to Reading Data Using the FIFO Section. ..... 25
Changes to Calibrating the 32 kHz Clock Section. ..... 27
Deleted Optimizing SNR per Watt in a Signal Limited System
Section ..... 29
Change to Determining the Average Current Section. ..... 29

## ADPD188BI

Added Optimizing SNR Section and Setting Optimal TIA Gain
and LED Current Section. and LED Current Section30
Deleted Measuring PCB Parasitic Input Resistance Section and
Measuring TIA Input Shunt Resistance Section. ..... 31
Changes to Tuning the Pulse Count Section ..... 31
Added Improving SNR Using Integrator Chopping Section ... 3 ..... 31
Added Figure 39 and Table 18; Renumbered Sequentially ..... 32
Changes to Protecting Against TIA Saturation in Normal Operation Section ..... 33
Changes to Using the EXT_IN1 and EXT_IN2 Inputs with aVoltage Source Section and Table 1934
Change to Float Mode Section and Table 19 ..... 35
Changes to Float Mode Limitations Section ..... 37
Changes to Float Mode for Synchronous LED Measurements Section ..... 38
Added Recommended Configuration for Smoke Detector Application Section, Table 26, Using a Smoke Chamber with the ADPD188BI Section, and Figure 4642
Changed Register Listing Section to Register Details Section ..... 43
Changes to Register Details Section and Table 27 ..... 43
Changes to Table 28 ..... 47
Changes to Table 29 ..... 49
Changes to Table 30 ..... 51
Changes to Table 31 ..... 52
Changes to Table 33 ..... 55
Changes to Table 34 ..... 60
Changes to Ordering Guide ..... 62
6/2018-Revision 0: Initial Version

## SPECIFICATIONS

The voltage applied at the VDD1 and VDD 2 pins $\left(\mathrm{V}_{\mathrm{DD}}\right)=1.8 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=$ full operating temperature range, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT CONSUMPTION | See the Calculating Current Consumption section for the relevant equations |  |  |  |  |
| Peak VDD Supply Current | Single-channel (Register 0x3C, Bits[8:3] $=0 \times 38$ ) |  | 4.5 |  | mA |
| VDD Standby Current |  |  | 0.3 |  | $\mu \mathrm{A}$ |
| Average VDD Supply Current | ```1 Hz data rate; LED offset = 25 \mus;LED pulse period (tled_PERIOD) = 15 \mus; LED peak current = 100 mA``` |  |  |  |  |
| 1 Pulse | Time Slot A only |  | 0.8 |  | $\mu \mathrm{A}$ |
|  | Time Slot B only |  | 0.7 |  | $\mu \mathrm{A}$ |
|  | Both Time Slot A and Time Slot B |  | 1.0 |  | $\mu \mathrm{A}$ |
| 16 Pulses | Time Slot A only |  | 1.9 |  | $\mu \mathrm{A}$ |
|  | Time Slot B only |  | 1.8 |  | $\mu \mathrm{A}$ |
|  | Both Time Slot A and Time Slot B |  | 3.3 |  | $\mu \mathrm{A}$ |
| Average $\mathrm{V}_{\text {LED }}{ }^{1}$ Supply Current | 1 Hz data rate; LED peak current $=100 \mathrm{~mA}$ and $2 \mu \mathrm{~s}$ LED pulse |  | 0.2 |  | A |
| 16 Pulses |  |  | $3.2$ |  | $\mu \mathrm{A}$ |
| SATURATION ILLUMINANCE ${ }^{2}$ | Blackbody color temperature ( $\mathrm{T}=5500 \mathrm{~K})^{3}$, Photodetector 1 (PDET1) and Photodetector 2 (PDET2) multiplexed in a single channel ( $1.2 \mathrm{~mm}^{2}$ active area) |  |  |  |  |
| Direct Illumination | Transimpedance amplifier (TIA) gain $=25 \mathrm{k} \Omega$ |  | 13.0 |  | kLux |
|  | TIA gain $=50 \mathrm{k} \Omega$ |  | 6.5 |  | kLux |
|  | TIA gain $=100 \mathrm{k} \Omega$ |  | 3.25 |  | kLux |
|  | TIA gain $=200 \mathrm{k} \Omega$ |  | 1.63 |  | kLux |
| DATA ACQUISITION |  |  |  |  |  |
| ADC Resolution | Single pulse |  | 14 |  | Bits |
| Per Sample | 64 pulses to 255 pulses |  | 20 |  | Bits |
| Per Data Read | 64 pulses to 255 pulses; 128 samples averaged |  | 27 |  | Bits |
| LED PERIOD | AFE width $=4 \mu \mathrm{~s}^{4}$ | 13 | 19 |  | $\mu \mathrm{s}$ |
|  | AFE width $=3 \mu \mathrm{~s}$ | 11 | 17 |  | $\mu \mathrm{s}$ |
| Sampling Frequency ${ }^{5}$ | Time Slot A or Time Slot B; normal mode; 1 pulse; SLOTA_LED_OFFSET = $23 \mu \mathrm{~s}$; SLOTA_PERIOD = $19 \mu \mathrm{~s}$ | 0.122 |  | 2000 | Hz |
|  | Both time slots; normal mode; 1 pulse; <br> SLOTA_LED_OFFSET $=23 \mu \mathrm{~s}$; SLOTA_PERIOD $=19 \mu \mathrm{~s}$ | 0.122 |  | 1600 | Hz |
|  | Time Slot A or Time Slot B; normal mode; 8 pulses; SLOTA_LED_OFFSET $=23 \mu \mathrm{~s}$; SLOTA_PERIOD $=19 \mu \mathrm{~s}$ | 0.122 |  | 1600 | Hz |
|  | Both time slots; normal mode; 8 pulses; SLOTA_LED_OFFSET $=23 \mu \mathrm{~s}$; SLOTA_PERIOD $=19 \mu \mathrm{~s}$ | 0.122 |  | 1000 | Hz |
| CATHODE PIN (PDC) VOLTAGE |  |  |  |  |  |
| During All Sampling Periods | Register 0x54, Bit 7 = 0x0; Register 0x3C, Bit $9=1^{6}$ |  | 1.8 |  | V |
|  | Register 0x54, Bit $7=0 \times 0$; Register 0x3C, Bit $9=0$ |  | 1.3 |  | V |
| During Time Slot A Sampling | Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[9: 8]=0 \times 0{ }^{6}$ |  | 1.8 |  | V |
|  | Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[9:8] $=0 \times 1$ |  | 1.3 |  | V |
|  | Register 0x54, Bit $7=0 \times 1$; Register 0x54, Bits $[9: 8]=0 \times 2$ |  | $\begin{aligned} & \text { TIA_VREF }{ }^{7}+ \\ & 0.25 \end{aligned}$ |  | V |
|  | Register 0x54, Bit 7 = 0x1; Register 0x54, Bits $[9: 8]=0 \times 3{ }^{8}$ |  | 0 |  | V |
| During Time Slot B Sampling | Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] $=0 \times 0^{6}$ |  | 1.8 |  | v |
|  | Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] $=0 \times 1$ |  | 1.3 |  | V |
|  | Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] $=0 \times 2$ |  | $\begin{aligned} & \text { TIA_VREF }{ }^{7}+ \\ & 0.25 \end{aligned}$ |  | V |
|  | Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[11:10] $=0 \times 3{ }^{8}$ |  | 0 |  | V |


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| During Sleep Periods | Register 0x54, Bit 7 = 0x0; Register 0x3C, Bit $9=1$ <br> Register 0x54, Bit $7=0 \times 0$; Register 0x3C, Bit $9=0$ <br> Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] $=0 \times 0$ <br> Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x1 <br> Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x2 <br> Register 0x54, Bit 7 = 0x1; Register 0x54, Bits[13:12] = 0x3 |  | $\begin{aligned} & 1.8 \\ & 1.3 \\ & 1.8 \\ & 1.3 \\ & \text { TIA_VREF }{ }^{7}+ \\ & 0.25 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ V |
| LEDs <br> LED Peak Current Setting Dominant Wavelength ${ }^{9}$ LED1, Blue LED LED3, Infrared (IR) LED Radiant Flux | Adjustable via the Register 0x22 through Register 0x25 settings $\begin{aligned} & \mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{F}}=100 \mathrm{~mA} \\ & \lambda=470 \mathrm{~nm}, \mathrm{I}_{\mathrm{F}}=20 \mathrm{~mA} \text { at } 25^{\circ} \mathrm{C} \\ & \lambda=850 \mathrm{~nm}, \mathrm{I}_{\mathrm{F}}=100 \mathrm{~mA} \text { at } 25^{\circ} \mathrm{C} \end{aligned}$ | 12 <br> 29 <br> 33 | $\begin{aligned} & 470 \\ & 850 \end{aligned}$ | $370$ $36$ | mA <br> nm <br> mW <br> mW |
| PHOTODIODE <br> Responsivity <br> Active Area Photodiode 1 Photodiode 2 | Wavelength, $\lambda=470 \mathrm{~nm}$ <br> Wavelength, $\lambda=850 \mathrm{~nm}$ |  | $\begin{aligned} & 0.2 \\ & 0.4 \\ & 0.4 \\ & 0.8 \\ & \hline \end{aligned}$ |  | A/W <br> A/W <br> $\mathrm{mm}^{2}$ <br> $\mathrm{mm}^{2}$ |
| LOOP RESPONSE DRIFT <br> Blue Channel <br> IR Channel | Temperature drift of the full transmitter and receiver loop response, Register 0×39 and Register 0×3B $=0 \times 22 \mathrm{FO}$, Register 0x30 and Register 0x35 = 0x0320 <br> $25^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$, LED1 drive $\geq 50 \mathrm{~mA}$ <br> $+25^{\circ} \mathrm{C}$ to $-20^{\circ} \mathrm{C}$, LED1 drive $\geq 50 \mathrm{~mA}$ <br> $25^{\circ} \mathrm{C}$ to $50^{\circ} \mathrm{C}$, LED3 drive $\geq 50 \mathrm{~mA}$ <br> $+25^{\circ} \mathrm{C}$ to $-20^{\circ} \mathrm{C}$, LED3 drive $\geq 50 \mathrm{~mA}$ | $\begin{aligned} & -8 \\ & -15 \\ & -9 \\ & -5 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & +15 \\ & +1 \\ & +14 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| POWER SUPPLY VOLTAGES <br> VD <br> $\mathrm{V}_{\text {LEDI }^{2}}{ }^{2,10}$ <br> $\mathrm{V}_{\text {LED }}{ }^{2,10}$ <br> DC Power Supply Rejection Ratio (PSRR) | The ADPD188BI does not require a specific power-up sequence Applied at the VDD1 and VDD2 pins <br> At 75\% of full-scale input signal | 1.7 | $\begin{aligned} & 1.8 \\ & 5.0 \\ & 3.3 \\ & 24 \end{aligned}$ | $\begin{aligned} & 1.9 \\ & 6.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~dB} \end{aligned}$ |
| TEMPERATURE RANGE Operating |  | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |

${ }^{1}$ See Figure 9 for the current limitation at the minimum VLED supply voltage, $\mathrm{V}_{\text {LEDx }}$.
${ }^{2}$ Saturation illuminance refers to the amount of ambient light that saturates the ADPD188BI signal. Actual results may vary by factors of up to $2 \times$ from typical specifications. As a point of reference, Air Mass 1.5 (AM1.5) sunlight (brightest sunlight) produces 100 kLux.
${ }^{3}$ Blackbody color temperature ( $\mathrm{T}=5800 \mathrm{~K}$ ) closely matches the light produced by solar radiation (sunlight).
${ }^{4}$ Minimum LED period $=(2 \times$ AFE width $)+5 \mu \mathrm{~s}$.
${ }^{5}$ The maximum values in this specification are the internal ADC sampling rates in normal mode. The $I^{2} C$ read rates in some configurations may limit the output data rate.
${ }^{6}$ This mode may induce additional noise and is not recommended unless necessary. The 1.8 V setting uses $\mathrm{V}_{\mathrm{DD}}$, which contains greater amounts of differential voltage noise with respect to the anode voltage. A differential voltage between the anode and cathode injects a differential current across the capacitance of the photodiode of the magnitude of $C \times d V / d t$, where $C$ is the capacitance.
${ }^{7}$ TIA_VREF is an internal reference voltage generated by the ADPD188BI.
${ }^{8}$ This setting is not recommended for photodiodes because it causes a 1.3 V forward bias of the photodiode.
${ }^{9} I_{F}$ is the forward current of the diode.
${ }^{10}$ Set $\mathrm{V}_{\text {LEDx }}$ so that the maximum desired LED current is achievable with the turn on voltage of the LEDs that are wired to the LEDx/DNC pins. The LEDx/DNC pins are connected to the LEDx driver, which can be modeled as current sinks (see Figure 1). When an appropriate $\mathrm{V}_{\text {LEDx }}$ is used, the voltage at the LEDx/DNC pins adjusts automatically to accommodate the LED turn on voltage and the LED current.

## ANALOG SPECIFICATIONS

$\mathrm{VDD} 1=\mathrm{VDD} 2=1.8 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=$ full operating temperature range, unless otherwise noted.
Table 2.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EXT_INx ${ }^{1}$ SERIES RESISTANCE (R_IN) ${ }^{2}$ | Measured from $-3 \mu \mathrm{~A}$ to $+3 \mu \mathrm{~A}$ |  | 6.5 |  | $\mathrm{k} \Omega$ |
| PULSED SIGNAL CONVERSIONS, $3 \mu \mathrm{~s}$ WIDE LED PULSE ${ }^{3}$ ADC Resolution ${ }^{4}$ | $4 \mu \mathrm{~s}$ wide AFE integration; normal operation, Register $0 \times 43$ and Register $0 \times 45=0 \times A D A 5$ TIA feedback resistor <br> $25 \mathrm{k} \Omega$ <br> $50 \mathrm{k} \Omega$ <br> $100 \mathrm{k} \Omega$ <br> $200 \mathrm{k} \Omega$ |  | $\begin{aligned} & 3.27 \\ & 1.64 \\ & 0.82 \\ & 0.41 \end{aligned}$ |  | nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB |
| ADC Saturation Level | TIA feedback resistor $\begin{aligned} & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & 26.8 \\ & 13.4 \\ & 6.7 \\ & 3.35 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Ambient Signal Headroom on Pulsed Signal | TIA feedback resistor $\begin{aligned} & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ |  | 23.6 <br> 11.8 <br> 5.9 <br> 2.95 |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
|  WIDE LED PULSE ${ }^{3}$ <br> ADC Resolution ${ }^{4}$ | $3 \mu \mathrm{~s}$ wide AFE integration; normal operation, Register 0×43 and Register $0 \times 45=0 \times A D A 5$ <br> TIA feedback resistor <br> $25 \mathrm{k} \Omega$ <br> $50 \mathrm{k} \Omega$ <br> $100 \mathrm{k} \Omega$ <br> $200 \mathrm{k} \Omega$ |  | $\begin{aligned} & 4.62 \\ & 2.31 \\ & 1.15 \\ & 0.58 \end{aligned}$ |  | nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB |
| ADC Saturation Level | TIA feedback resistor $25 \mathrm{k} \Omega$ <br> $50 \mathrm{k} \Omega$ <br> $100 \mathrm{k} \Omega$ $200 \mathrm{k} \Omega$ |  | $\begin{aligned} & \\ & 37.84 \\ & 18.92 \\ & 9.46 \\ & 4.73 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| Ambient Signal Headroom on Pulsed Signal | TIA feedback resistor $\begin{aligned} & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ |  | $\begin{aligned} & \\ & 12.56 \\ & 6.28 \\ & 3.14 \\ & 1.57 \end{aligned}$ |  | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| FULL SIGNAL CONVERSIONS ${ }^{5}$ <br> TIA Saturation Level Pulsed Signal and Ambient Level <br> TIA Linear Range | TIA feedback resistor $\begin{aligned} & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ <br> TIA feedback resistor $25 \mathrm{k} \Omega$ $50 \mathrm{k} \Omega$ $100 \mathrm{k} \Omega$ $200 \mathrm{k} \Omega$ |  | 50.4 25.2 12.6 6.3 42.8 21.4 10.7 5.4 |  | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SYSTEM PERFORMANCE |  |  |  |  |  |
| Total Output Noise Floor | Normal mode; per pulse; per channel; no LED; photodiode capacitance ( $\mathrm{CPD}_{\mathrm{PD}}$ ) 25 pF |  |  |  |  |
|  | 25 k ; referred to ADC input |  | 1.0 |  | LSB rms |
|  | $25 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 4.6 |  | nA rms |
|  | $25 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 3.3 |  | nA rms |
|  | $25 \mathrm{k} \Omega$; saturation signal-to-noise ratio (SNR) per pulse per channel ${ }^{6}$ |  | 78.3 |  |  |
|  | $50 \mathrm{k} \Omega$; referred to ADC input |  | 1.1 |  | LSB rms |
|  | $50 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 2.5 |  | nA rms |
|  | $50 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 1.8 |  | nA rms |
|  | $50 \mathrm{k} \Omega$; saturation SNR per pulse per channel ${ }^{6}$ |  | 77.4 |  | dB |
|  | $100 \mathrm{k} \Omega$; referred to ADC input |  | 1.2 |  | LSB rms |
|  | $100 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 1.4 |  | nA rms |
|  | $100 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 0.98 |  | nA rms |
|  | $100 \mathrm{k} \Omega$; saturation SNR per pulse per channel ${ }^{6}$ |  | 76.7 |  |  |
|  | $200 \mathrm{k} \Omega$; referred to ADC input |  | 1.4 |  | LSB rms |
|  | $200 \mathrm{k} \Omega$; referred to peak input signal for $2 \mu \mathrm{~s}$ LED pulse |  | 0.81 |  | nA rms |
|  | $200 \mathrm{k} \Omega$; referred to peak input signal for $3 \mu \mathrm{~s}$ LED pulse |  | 0.57 |  | nA rms |
|  | $200 \mathrm{k} \Omega$; saturation SNR per pulse per channel ${ }^{6}$ |  | 75.3 |  | dB |

${ }^{1}$ Where x is either 1 or 2.
${ }^{2}$ The R_IN value can be ignored for current source inputs or for PD inputs. This value is important for calculating correct voltages for voltage inputs through a resistor.
${ }^{3}$ This saturation level only applies to the ADC and, therefore, only includes the pulsed signal. Any nonpulsatile signal is removed before the ADC stage.
${ }^{4}$ ADC resolution is listed per pulse. If using multiple pulses, divide by the number of pulses.
${ }^{5}$ This saturation level applies to the full signal path and, therefore, includes both the ambient signal and the pulsed signal.
${ }^{6}$ The noise term of the saturation SNR value only refers to the receive noise and does not include photon shot noise or any noise on the LED signal itself.

## DIGITAL SPECIFICATIONS

$\mathrm{VDD} 1=\mathrm{VDD} 2=1.7 \mathrm{~V}$ to 1.9 V , unless otherwise noted.
Table 3.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |  |
| Input Voltage Level |  |  |  |  |  |  |
| High | $\mathrm{V}_{\text {IH }}$ | GPIOx, SCLK, MOSI, $\overline{C S}$ | $0.7 \times \mathrm{VDDx}$ |  | VDDx | V |
| High | $\mathrm{V}_{\mathrm{H}}$ | SCL, SDA | $0.7 \times$ VDDx |  | 3.6 |  |
| Low | VIL |  |  |  | $0.3 \times$ VDDx | V |
| Input Current Level |  |  |  |  |  |  |
| High | $\mathrm{I}_{1}$ |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| Low | ILI |  | -10 |  | +10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Clin}^{\text {c }}$ |  |  | 10 |  | pF |
| LOGIC OUTPUTS |  |  |  |  |  |  |
| Output Voltage Level |  | GPIOx, MISO |  |  |  |  |
| High | $\mathrm{V}_{\text {OH }}$ | 2 mA high level output current | VDDx - 0.5 |  |  | V |
| Low | VoL | 2 mA low level output current |  |  | 0.5 | V |
| SDA Output Voltage Level |  |  |  |  |  |  |
| Low | VoL1 | 2 mA low level output current |  |  | $0.2 \times \mathrm{VDDx}$ | V |
| Output Current Level |  | SDA |  |  |  |  |
| Low | loL | $\mathrm{V}_{\text {OL1 }}=0.6 \mathrm{~V}$ | 6 |  |  | mA |

## ADPD188BI

## TIMING SPECIFICATIONS

## $I^{2} C$ Timing Specifications

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL |  |  |  |  |  |
| Frequency |  |  | 1 |  | Mbps |
| Minimum Pulse Width |  |  |  |  |  |
| High | $\mathrm{t}_{1}$ | 370 |  |  | ns |
| Low | $\mathrm{t}_{2}$ | 530 |  |  | ns |
| START CONDITION |  |  |  |  |  |
| Hold Time | $\mathrm{t}_{3}$ | 260 |  |  | ns |
| Setup Time | $\mathrm{t}_{4}$ | 260 |  |  | ns |
| SDA SETUP TIME | $\mathrm{t}_{5}$ | 50 |  |  | ns |
| SCL AND SDA |  |  |  |  |  |
| Rise Time | $\mathrm{t}_{6}$ |  |  | 120 | ns |
| Fall Time | $\mathrm{t}_{7}$ |  |  | 120 | ns |
| STOP CONDITION Setup Time | $\mathrm{t}_{8}$ | 260 |  |  | ns |



Figure 2. ${ }^{2}$ C C Timing Diagram

## SPI Timing Specifications

Table 5.

| Parameter | Symbol | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK <br> Frequency Minimum Pulse Width High Low | $\mathrm{f}_{\mathrm{scLk}}$ <br> tsclikPwh <br> tsclupwL |  | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | 10 | MHz <br> ns ns |
| $\overline{\overline{C S}}$ <br> Setup Time <br> Hold Time <br> Pulse Width High | $\mathrm{t}_{\overline{\mathrm{css}}}$ <br> $\mathrm{t}_{\overline{\mathrm{CS}}} \mathrm{H}$ <br> $\mathrm{t}_{\text {CSPWH }}$ | $\overline{\mathrm{CS}}$ setup to SCLK rising edge <br> $\overline{\mathrm{CS}}$ hold from SCLK rising edge <br> $\overline{\mathrm{CS}}$ pulse width high | $\begin{aligned} & 10 \\ & 10 \\ & 10 \end{aligned}$ |  |  | ns <br> ns <br> ns |
| MOSI <br> Setup Time Hold Time | $\mathrm{t}_{\text {MOSIS }}$ $\mathrm{t}_{\text {mosit }}$ | MOSI setup to SCLK rising edge MOSI hold from SCLK rising edge | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ |  |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| MISO OUTPUT DELAY | $\mathrm{t}_{\text {MISOD }}$ | MISO valid output delay from SCLK falling edge |  |  | 21 | ns |



Figure 3. SPI Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 6.

| Parameter | Rating |
| :--- | :--- |
| VDD1, VDD2 to AGND | -0.3 V to +2.2 V |
| VDD1, VDD2 to DGND | -0.3 V to +2.2 V |
| EXT_IN1/EXT_IN2 | -0.3 V to +2.2 V |
| GPIO0/GPIO1 to DGND | -0.3 V to +2.2 V |
| MISO/MOSI/SCLK/CS to DGND | -0.3 V to +2.2 V |
| LEDx/DNC 1 to LGND | -0.3 V to +3.6 V |
| SCL/SDA to DGND | -0.3 V to +3.6 V |
| VLED1 to LGND ${ }^{2}$ | -0.3 V to +6.0 V |
| VLED3 to LGND ${ }^{2}$ | -0.3 V to +4.0 V |
| Electrostatic Discharge (ESD) |  |
| $\quad$ Human Body Model (HBM) | 3000 V |
| $\quad$ Charged Device Model (CDM) | 1250 V |
| Solder Reflow (Pb-Free) |  |
| $\quad$ Peak Temperature | $260(+0 /-5)^{\circ} \mathrm{C}$ |
| $\quad$ Time at Peak Temperature | $<30 \mathrm{sec}$ |
| Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\quad$ Powered | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| $\quad$ Storage | $105^{\circ} \mathrm{C}$ |
| Junction Temperature |  |

${ }^{1}$ Where x is either 1,2 , or 3 .
${ }^{2}$ The absolute maximum voltage allowable between VLEDx and LGND is the voltage that causes the LEDx/DNC pins to reach or exceed their absolute maximum voltage.
Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.
$\theta_{\text {JA }}$ is the junction to ambient thermal resistance value.
Table 7. Thermal Resistance

| Package Type $^{1}$ | Supply Pins | $\boldsymbol{\theta}_{\text {JA }}$ | Unit |
| :--- | :--- | :--- | :--- |
| CE-24-1 |  |  |  |
| $\quad$ ASIC | VDD1, VDD2 | 67 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| LED1, LED3 | VLED1, VLED3 | 156 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

[^0]
## RECOMMENDED SOLDERING PROFILE

Figure 4 and Table 8 provide details about the recommended soldering profile.


Figure 4. Recommended Soldering Profile
Table 8. Recommended Soldering Profile

| Profile Feature | Condition (Pb-Free) |
| :---: | :---: |
| Average Ramp Rate ( $\mathrm{L}_{\mathrm{L}}$ to $\mathrm{T}_{\mathrm{P}}$ ) | $2^{\circ} \mathrm{C} / \mathrm{sec}$ max |
| Preheat |  |
| Minimum Temperature ( Smin $^{\text {) }}$ | $150^{\circ} \mathrm{C}$ |
| Maximum Temperature ( $\mathrm{T}_{\text {SMAX }}$ ) | $200^{\circ} \mathrm{C}$ |
| Time, $\mathrm{T}_{\text {smin }}$ to $\mathrm{T}_{\text {Smax }}(\mathrm{ts}$ ) | 60 sec to 120 sec |
| $\mathrm{T}_{\text {SMAX }}$ to $\mathrm{T}_{\text {L }}$ Ramp-Up Rate | $2^{\circ} \mathrm{C} / \mathrm{sec}$ max |
| Time Maintained Above Liquidous Temperature |  |
| Liquidous Temperature ( $\mathrm{T}_{\mathrm{L}}$ ) | $217^{\circ} \mathrm{C}$ |
| Time ( $\mathrm{t}_{\mathrm{L}}$ ) | 60 sec to 150 sec |
| Peak Temperature ( $\mathrm{T}_{\mathrm{p}}$ ) | 260 (+0/-5) ${ }^{\circ} \mathrm{C}$ |
| Time Within $5^{\circ} \mathrm{C}$ of Actual Peak Temperature ( $\mathrm{t}_{\mathrm{p}}$ ) | <30 sec |
| Ramp-Down Rate | $3^{\circ} \mathrm{C} / \mathrm{sec}$ max |
| Time $25^{\circ} \mathrm{C}$ to Peak Temperature | 8 minutes max |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 5. Pin Configuration
Table 9. Pin Function Descriptions

| Pin No. | Mnemonic | Type ${ }^{1}$ | Description |
| :--- | :--- | :--- | :--- |
| 1 | PDC | AO | Photodiode Common Cathode Bias. |
| 2 | EXT_IN2 | AI | EXT_IN2 Current Input. |
| 3 | NIC | NIC | No Internal Connection (NIC). This pin is not internally connected. |
| 4 | VDD2 | S | 1.8 V Supply. |
| 5 | VLED1 | S | Blue LED Anode Supply Voltage. |
| 6 | VLED3 | S | IR LED Anode Supply Voltage. |
| 7 | NIC | NIC | No Internal Connection (NIC). This pin is not internally connected. |
| 8 | LED1/DNC | AO/DNC | LED1 Driver Current Sink/Do Not Connect (DNC). Do not connect to this pin when using internal LEDs. |
| 9 | LED3/DNC | AO/DNC | LED3 Driver Current Sink/Do Not Connect (DNC). Do not connect to this pin when using internal LEDs. |
| 10 | LED2 | AO | LED2 Driver Current Sink. If not in use, leave this pin floating. |
| 11 | LGND | S | LED Driver Ground. |
| 12 | SCL | DI | R'C Clock Input. |
| 13 | SDA | DO | I'C Data Output. $_{14}^{14}$ |
| GPIO0 | DIO | General-Purpose Input/Output 0. |  |
| 15 | GPIO1 | DIO | General-Purpose Input/Output 1. |
| 16 | MISO | DO | SPI Master Input, Slave Output. |
| 17 | MOSI | DI | SPI Master Output, Slave Input. |
| 18 | SCLK | DI | SPI Clock Input. |
| 19 | CS | DI | SPI Chip Select (Active Low). |
| 20 | DGND | S | Digital Ground. |
| 21 | AGND | S | Analog Ground. |
| 22 | VREF | REF | Internally Generated ADC Voltage Reference. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor from VREF to ground. |
| 23 | VDD1 | S | 1.8 V Supply. |
| 24 | EXT_IN1 | AI | EXT_IN1 Current Input. |

[^1]
## TYPICAL PERFORMANCE CHARACTERISTICS

Figure 18 and Figure 19 show the $\pm 3 \Sigma$ device to device range of how the received LED signal may vary over temperature, relative to the received signal at $25^{\circ} \mathrm{C}$ for a given LED current. Each individual device follows its own curve within the range.


Figure 6. Typical Photodiode Responsivity


Figure 7.32 kHz Clock Frequency Distribution; Default Settings; Before User Calibration, Register 0x4B $=0 \times 2612$


Figure 8. 32 MHz Clock Frequency Distribution; Default Settings; Before User Calibration, Register 0x4D $=0 \times 425 E$


Figure 9. LED Driver Current vs. LED Driver Voltage at Various LED Coarse Settings


Figure 10. PDET1 Relative Sensitivity and Normalized Intensity vs. Angular Displacement


Figure 11. PDET2 Relative Sensitivity and Normalized Intensity vs. Angular Displacement


Figure 12. Blue LED Relative Intensity and Normalized Intensity vs. Angular Displacement


Figure 13. IR LED Relative Intensity and Normalized Intensity vs. Angular Displacement


Figure 14. IR LED Forward Bias Voltage vs. IR LED Driver Current


Figure 15. Blue LED Forward Bias Voltage vs. Blue LED Driver Current


Figure 16. Photodiode Response to IR LED vs. IR LED Current


Figure 17. Photodiode Response to Blue LED vs. Blue LED Current


Figure 18. IR Loop Response Drift vs. Temperature.


Figure 19. Blue Loop Response Drift vs. Temperature

## THEORY OF OPERATION <br> INTRODUCTION

The ADPD188BI is a complete, integrated optical module designed for smoke detection measurements. The module contains two optical detectors, PDET1 and PDET2. PDET1 has $0.4 \mathrm{~mm}^{2}$ of active area and is connected to Channel 3 of the ASIC. PDET2 has $0.8 \mathrm{~mm}^{2}$ of active area and is connected to Channel 4 of the ASIC. The two photodiodes can be combined into a single detector with $1.2 \mathrm{~mm}^{2}$ of active area. The module combines the dual photodetector with two separate LEDs and a mixed-signal photometric front-end ASIC into a single compact device for optical measurements.
The dual wavelength ADPD188BI uses a 470 nm blue LED and an 850 nm IR LED. The combination of different wavelengths in a scattering measurement allows particle size discrimination between different types of smoke, dust, and water vapor. The on-board ASIC includes an analog signal processing block, an ADC, a digital signal processing block, an $I^{2} \mathrm{C}$ and SPI communication interface, and three independently programmable pulsed LED current sources.

The core circuitry stimulates the LEDs and measures the corresponding optical return signals. Data can be read from output registers directly or through a first in, first out (FIFO) buffer.


Figure 20. Optical Component Locations

## ADPD188BI

## DUAL TIME SLOT OPERATION

The ADPD188BI operates in two independent time slots, Time Slot A and Time Slot B, that are carried out sequentially. The signal path from LED stimulation to data capture and processing is executed during each time slot. Each time slot has a separate datapath that uses independent settings for the LED driver, AFE setup, and the resulting data. Time Slot A and Time Slot B operate in sequence for every sampling period, as shown in Figure 21.

The timing parameters in Figure 21, $\mathrm{t}_{\mathrm{A}}, \mathrm{t}_{\mathrm{B}}, \mathrm{t}_{1}$, and $\mathrm{t}_{2}$, are defined with the following equations:

$$
t_{A}(\mu \mathrm{~s})=\text { SLOTA_LED_OFFSET }+n_{A} \times \text { SLOTA_PERIOD }
$$

where $n_{A}$ is the number of pulses for Time Slot A (Register 0x31, Bits[15:8]).
SLOTA_LED_OFFSET = $32 \mu \mathrm{~s}$ (recommended).
SLOTA_PERIOD $=15 \mu \mathrm{~s}$ (recommended).

$$
t_{B}(\mu \mathrm{~s})=S L O T B \_L E D \_O F F S E T+n_{B} \times S L O T B \_P E R I O D
$$

where $n_{B}$ is the number of pulses for Time Slot $B$ (Register 0x36, Bits[15:8]).
SLOTB_LED_OFFSET = $32 \mu \mathrm{~s}$ (recommended).
SLOTB_PERIOD $=15 \mu \mathrm{~s}$ (recommended)
$t_{l}=68 \mu \mathrm{~s}$, the processing time for Time Slot A.
$t_{2}=20 \mu \mathrm{~s}$, the processing time for Time Slot B.
$f_{\text {SAMPLE }}$ is the sampling frequency (Register 0x12, Bits[15:0]).


Figure 21. Time Slot Timing Diagram
Table 11. Recommended AFE and LED Timing Configuration

| Register Name ${ }^{\mathbf{1}}$ | Address |  |  |
| :--- | :--- | :--- | :--- |
|  | Time Slot A | Time Slot B | Recommended Setting |
| SLOTx_LED_PULSE | $0 \times 30$ | $0 \times 35$ | $0 \times 0320$ |
| SLOTx_AFE_WINDOW | $0 \times 39$ | $0 \times 3 B$ | $0 \times 22 F 0$ |

[^2]
## TIME SLOT SWITCH

Multiple configurations of the four input channels are supported, depending on the settings of Register 0x14. The integrated photodiodes can either be routed to Channel 3 and Channel 4 or summed together into Channel 1. The recommendation for the lowest noise and lowest power is to sum PDET1 and PDET2 to Channel 1, as shown in Figure 23. The external EXT_IN1 and EXT_IN2 inputs can be routed to Channel 1 and Channel 2, respectively, or summed into Channel 2. See Figure 22 and Figure 23 for the supported configurations. In Figure 22 and Figure 23, PDET1 is Photodiode 1, and PDET2 is Photodiode 2.
See Table 12 for the time slot switch registers. It is important to leave any unused inputs floating to properly operate the devices. The photodiode inputs are current inputs and, as such, these pins are also considered to be voltage outputs. Tying these inputs to a voltage may saturate the analog block.



Figure 23. Current Summation

Figure 22. PD1 to PD4 Connection
Table 12. Time Slot Switch (Register 0x14)

| Address | Bits | Name | Description |
| :---: | :---: | :---: | :---: |
| 0×14 | [11:8] | SLOTB_PD_SEL | These bits select the connection of input channels for Time Slot B, as shown in Figure 22 and Figure 23. <br> $0 \times 0$ : inputs are floating in Time Slot B. <br> $0 \times 1$ : PDET1 and PDET2 are connected to Channel 1. EXT_IN1 and EXT_IN2 are connected to Channel 2 during Time Slot B. <br> $0 \times 5$ : EXT_IN1 is connected to Channel $1, E X T \_I N 2$ is connected to Channel 2, PDET1 is connected to Channel 3, and PDET2 is connected to Channel 4 during Time Slot B. Other: reserved. |
|  | [7:4] | SLOTA_PD_SEL | These bits select the connection of input channels for Time Slot A, as shown in Figure 22 and Figure 23. <br> $0 \times 0$ : inputs are floating in Time Slot A. <br> $0 \times 1$ : PDET1 and PDET2 are connected to Channel 1. EXT_IN1 and EXT_IN2 are connected to Channel 2 during Time Slot A. <br> $0 \times 5$ : EXT_IN1 is connected to Channel 1, EXT_IN2 is connected to Channel 2, PDET1 is connected to Channel 3, and PDET2 is connected to Channel 4 during Time Slot A. Other: reserved. |

## ADJUSTABLE SAMPLING FREQUENCY

Register $0 \times 12$ controls the sampling frequency setting of the ADPD188BI and Register 0x4B, Bits[5:0] further tunes this sampling frequency clock for greater accuracy. The sampling frequency is governed by an internal 32 kHz sample rate clock that also drives the transition of the internal state machine. The maximum sampling frequencies for some sample conditions are listed in Table 1. The maximum sample frequency for all conditions, $\mathrm{f}_{\text {SAMPLe_max, }}$, is determined by the following equation:

$$
f_{S A M P L E \_M A X}=1 /\left(t_{A}+t_{1}+t_{B}+t_{2}+t_{S L E E P \_M I N}\right)
$$

where $t_{\text {SLEEP_MIN }}$ is the minimum sleep time required between samples. See the Dual Time Slot Operation section for the definitions of $t_{A}, t_{1}, t_{B}$, and $t_{2}$.

If a given time slot is not in use, elements from that time slot do not factor into the calculation. For example, if Time Slot A is not in use, $\mathrm{t}_{\mathrm{A}}$ and $\mathrm{t}_{1}$ do not add to the sampling period and the new maximum sampling frequency is calculated as follows:

$$
f_{S A M P L E \_M A X}=1 /\left(t_{B}+t_{2}+t_{S L E E P_{-} M I N}\right)
$$

## EXTERNAL SYNCHRONIZATION FOR SAMPLING

The ADPD188BI provides an option to use an external synchronization signal to trigger the sampling periods. This external sample synchronization signal can be provided either on the GPIO0 pin or the GPIO1 pin. This functionality is controlled by Register 0x4F, Bits[3:2]. When enabled, a rising edge on the selected input specifies when the next sample cycle occurs. When triggered, there is a delay of one to two internal sampling clock ( 32 kHz ) cycles before the normal start-up sequence occurs. This start-up sequence is the same as when the normal sample timer provides the trigger. To enable the external synchronization signal feature, use the following procedure:

1. Write $0 \times 1$ to Register $0 \times 10$ to enter program mode.
2. Write the appropriate value to Register 0x4F, Bits[3:2] to select whether the GPIO0 pin or the GPIO1 pin specifies when the next sample cycle occurs. Enable the appropriate input buffer using Register 0x4F, Bit 1, for the GPIO0 pin, or Register 0x4F, Bit 5, for the GPIO1 pin.
3. Write 0x4000 to Register 0x38.
4. Write $0 \times 2$ to Register $0 \times 10$ to start the sampling operations.
5. Apply the external synchronization signal on the selected pin at the desired rate. Sampling occurs at this rate. As with normal sampling operations, read the data using the FIFO or the data registers. The maximum frequency constraints also apply in this case.

## Providing an External 32 kHZ Clock

The ADPD188BI allows the user to provide an external 32 kHz clock to the device for system synchronization, or for situations requiring a clock more accurate than the internal 32 kHz clock. The external 32 kHz clock is only provided on the GPIO1 pin. To enable the 32 kHz external clock, use the following procedure at startup:

1. Drive the GPIO1 pin to a valid logic level or with the desired 32 kHz clock prior to enabling the GPIO1 pin as an input. Do not leave the pin floating prior to enabling it.
2. Write $0 \times 1$ to Register $0 \times 4 F$, Bits[6:5] to enable the GPIO1 pin as an input.
3. Write $0 \times 2$ to Register 0 x 4 B, Bits[8:7] to configure the devices to use an external 32 kHz clock. This setting disables the internal 32 kHz clock and enables the external 32 kHz clock.
4. Write $0 \times 1$ to Register $0 \times 10$ to enter program mode.
5. Write additional control registers in any order while the device is in program mode to configure the device as required.
6. Write $0 \times 2$ to Register $0 \times 10$ to start the normal sampling operation

## STATE MACHINE OPERATION

During each time slot, the ADPD188BI operates according to a state machine. The state machine operates in the sequence shown in Figure 24.


Figure 24. State Machine Operation Flowchart

The ADPD188BI operates in one of the following three modes: standby, program, or normal sampling mode.
Standby mode is a power saving mode in which data collection does not occur. All register values are retained in this mode. To place the device in standby mode, write $0 \times 0$ to Register 0x10, Bits[1:0]. The device powers up in standby mode.

Program mode is used to program registers. Always cycle the ADPD188BI through program mode when writing registers or changing modes. Because power cycling does not occur in this mode, the device can consume higher current in program mode than in normal operation. To place the device in program mode, write $0 \times 1$ to Register 0x10, Bits[1:0].
During normal operation, the ADPD188BI pulses light and collects data. Power consumption in this mode depends on the pulse count and data rate. To place the device in normal sampling mode, write $0 \times 2$ to Register $0 \times 10$, Bits [1:0].

## NORMAL MODE OPERATION AND DATA FLOW

In normal mode, the ADPD188BI follows a specific pattern set up by the state machine. This pattern is shown in the corresponding data flow diagram in Figure 25. The order of the pattern is as follows:

1. LED pulse and sample. The ADPD188BI pulses external LEDs. The response of the photodiode to the reflected light is measured by the ADPD188BI. Each data sample is constructed from the sum of $n$ individual pulses, where $n$ is user configurable between 1 and 255.
2. Intersample averaging. If desired, the logic can average $n$ samples, from 2 to 128 in powers of 2 , to produce output data. New output data is saved to the output registers every N samples.
3. Data read. The host processor reads the converted results from the data register or the FIFO.
4. Repeat. The sequence has a few different loops that enable different types of averaging while keeping both time slots close in time relative to each other.


Figure 25. State Machine Operating Sequence (Datapath)

## LED Pulse and Sample

At each sampling period, the selected LED driver drives a series of LED pulses, as shown in Figure 21. The magnitude, duration, and number of pulses are programmable over the communications interface. Each LED pulse coincides with a sensing period so that the sensed value represents the total charge acquired on the photodiode in response to only the corresponding LED pulse. Charge, such as ambient light that does not correspond to the LED pulse, is rejected.
After each LED pulse, the photodiode output relating to the pulsed LED signal is sampled and converted to a digital value by the 14-bit ADC. Each subsequent conversion within a sampling period is summed with the previous result. Up to 255 pulse values from the ADC can be summed in an individual sampling period. There is a 20-bit maximum range for each sampling period.

## Averaging

The ADPD188BI offers sample accumulation and averaging functionality to increase signal resolution.
Within a sampling period, the AFE can sum up to 256 sequential pulses. As shown in Figure 25, samples acquired by the AFE are clipped to 20 bits at the output of the AFE. Up to 27 bits of additional resolution can be achieved by averaging between sampling periods. This accumulated data of N samples is stored as 27 -bit values and can be read out directly by using the 32 -bit output registers or the 32-bit FIFO configuration.

When using the averaging feature set up by the NUM_AVG register, subsequent pulses can be averaged by powers of 2 . The user can select from $2,4,8, \ldots$, up to 128 samples to be averaged.

Pulse data is still acquired by the AFE at the sampling frequency, $\mathrm{f}_{\text {SAMPLE }}$ (see Register 0x12 in Table 34), but new data is written to the registers at the rate of $\mathrm{f}_{\text {SAMPLE }} / \mathrm{N}$ every $\mathrm{N}^{\mathrm{th}}$ sample. This new data consists of the sum of the previous N samples. The full 32 -bit sum is stored in the 32 -bit registers. However, before sending this data to the FIFO, a divide by N operation occurs. This divide operation maintains bit depth to prevent clipping on the FIFO.

Use this divide operation between sample averaging to lower the noise while maintaining 16-bit resolution. If the pulse count registers are kept to 8 or less, the 16 -bit width is never exceeded. Therefore, when using Register 0x15 to average subsequent pulses, many pulses can be accumulated without exceeding the 16-bit word width. This setting can reduce the number of FIFO reads required by the host processor.

## Data Read

The host processor reads output data from the ADPD188BI via the communications interface, from the data registers, or from the FIFO. New output data is made available every N samples, where N is the user configured averaging factor. The averaging factors for Time Slot A and Time Slot B are configurable independently of each other. If the averaging factors are the same, both time slots can be configured to save data to the FIFO. If the two averaging factors are different, only one time slot can save data to the FIFO. Data from the other time slot can be read from the output registers.
The data read operations are described in more detail in the Reading Data section.

## COMMUNICATIONS INTERFACE

The ADPD188BI supports both an SPI and $\mathrm{I}^{2} \mathrm{C}$ serial interface, although only one can be used at any given time in the actual application. All internal registers are accessed through the selected communications interface.

## $\mathbf{I}^{2} \mathrm{C}$ INTERFACE

The ADPD188BI I ${ }^{2} \mathrm{C}$ conforms to the UM10204 $I^{2} C$-Bus Specification and User Manual, Rev. 05-9 October 2012, available from NXP Semiconductors. The device supports fast mode ( 400 kbps ) data transfer. Register read and write operations are supported, as shown in Figure 26. The 7-bit I ${ }^{2} \mathrm{C}$ slave address for the device is $0 \times 64$. If the $I^{2} \mathrm{C}$ interface is being used, the $\overline{\mathrm{CS}}$ pin must be pulled high to disable the SPI port.
Single-word and multiword read operations are supported. For a single register read, the host sends a no acknowledge (NACK) after the second data byte is read and a new register address is needed for each access.

For multiword operations, each pair of data bytes is followed by an acknowledge (ACK) from the host until the last byte of the last word is read. The host indicates the last read word by sending a no acknowledge. When reading from the FIFO (Register 0x60), the data is automatically advanced to the next word in the FIFO, and the space is freed. When reading from other registers, the register address is automatically advanced to the next register, allowing the user to read without readdressing each register, which reduces the amount of overhead required to read multiple registers. This autoincrement does not apply to the register that precedes the FIFO, Register 0x5F, or the last data register, Register 0x7E.

All register writes are single-word only and require 16 bits (one word) of data.
The software reset (Register 0x0F, Bit 0) returns an acknowledge. The device then returns to standby mode with all registers in the default state.

See Figure 26 for more information about the $\mathrm{I}^{2} \mathrm{C}$ write and read modes.

Table 13. Definitions of $\mathrm{I}^{2} \mathrm{C}$ Terminology

| Term | Description |
| :--- | :--- |
| SCL | Serial clock. |
| SDA | Serial address and data. |
| Master | The device that initiates a transfer, generates clock signals, and terminates a transfer. |
| Slave | The device addressed by a master. The ADPD188BI operates as a slave device. |
| Start (S) | A high to low transition on the SDA line while SCL is high; all transactions begin with a start condition. |
| Start (Sr) | Repeated start condition. |
| Stop (P) | A low to high transition on the SDA line while SCL is high. A stop condition terminates all transactions. |
| ACK | During the acknowledge or no acknowledge clock pulse, the SDA line is pulled low, and it remains low. |
| NACK | During the acknowledge or no acknowledge clock pulse, the SDA line remains high. |
| Slave Address | After a start (S), a 7-bit slave address is sent, which is followed by a data direction bit (read or write). |
| Read (R) | A 1 indicates a request for data. |
| Write (W) | A 0 indicates a transmission. |



## SPI PORT

The SPI port uses a 4 -wire interface, consisting of the $\overline{\mathrm{CS}}$, MOSI, MISO, and SCLK signals, and is always a slave port. The $\overline{\mathrm{CS}}$ signal goes low at the beginning of a transaction and high at the end of a transaction. The SCLK signal latches MOSI on a low to high transition. The MISO data is shifted out of the device on the falling edge of SCLK and must be clocked into a receiving device, such as a microcontroller, on the SCLK rising edge. The MOSI signal carries the serial input data, and the MISO signal carries the serial output data. The MISO signal remains three-state until a read operation is requested, which allows other SPI-compatible peripherals to share the same MISO line. All SPI transactions have the same basic format shown in Table 14. A timing diagram is shown in Figure 3. Write all data MSB first.

Table 14. Generic Control Word Sequence

| Byte 0 | Byte 1 | Byte 2 | Subsequent Bytes |
| :--- | :--- | :--- | :--- |
| Address[6:0], W/R | Data[15:8] | Data[7:0] | Data[15:8], Data[7:0] |

The first byte written in a SPI transaction is a 7-bit address, which is the location of the address being accessed, followed by the $W / \overline{\mathrm{R}}$ bit. This bit determines whether the communication is a write (Logic Level 1) or a read (Logic Level 0). This format is shown in Table 15.

Table 15. SPI Address and $W / \overline{\mathrm{R}}$ Byte Format

| Bit 0 | Bit 1 | Bit 2 | Bit 3 | Bit 4 | Bit 5 | Bit 6 | Bit 7 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A6 | A5 | A4 | A3 | A2 | A1 | A0 | $\mathrm{W} / \overline{\mathrm{R}}$ |

Data on the MOSI pin is captured on the rising edge of the clock, and data is propagated on the MISO pin on the falling edge of the clock. The maximum read and write speed for the SPI slave port is 10 MHz .
A sample timing diagram for a multiple word SPI write operation to a register is shown in Figure 27. A sample timing diagram of a single word SPI read operation is shown in Figure 28. The MISO pin transitions from being three-state to being driven following the reception of a valid $\overline{\mathrm{R}}$ bit. In this example, Byte 0 contains the address and the $\mathrm{W} / \overline{\mathrm{R}}$ bit and subsequent bytes carry the data. A sample timing diagram of a multiple word SPI read operation is shown in Figure 29. In Figure 27 to Figure 29, rising edges on SCLK are indicated with an arrow, signifying that the data lines are sampled on the rising edge.

When performing multiple word reads or writes, the data address is automatically incremented to the next consecutive address for subsequent transactions except for Address $0 \times 5 \mathrm{~F}$, Address 0x60 (FIFO), and Address 0x7F.


Figure 27. SPI Slave Write Clocking (Burst Write Mode, N Bytes)


Figure 28. SPI Slave Read Clocking (Single-Word Mode, Two Bytes)


Figure 29. SPI Slave Read Clocking (Burst Read Mode, $N$ Bytes)

## APPLICATIONS INFORMATION

## TYPICAL CONNECTION DIAGRAM

Figure 30 shows the recommended connection diagram for the ADPD188BI using the SPI communications port. Figure 31 shows a circuit using the $\mathrm{I}^{2} \mathrm{C}$ port. The desired communications port, together with the GPIO0 and GPIO1 lines, connects to a system microprocessor or sensor hub. When using the SPI port, the $I^{2} \mathrm{C}$ interface must be disabled by connecting the SDA and SCL pins high to 1.8 V . When using the $\mathrm{I}^{2} \mathrm{C}$ interface, the SPI is disabled by connecting $\overline{\mathrm{CS}}$ to 1.8 V . Tie the unused inputs, SCLK and MOSI, to ground. The EXT_IN1 and EXT_IN2 pins are current inputs and can be connected to external sensors. A voltage source can be connected to the EXT_IN1 and EXT_IN2 pins through a series resistance, effectively converting the voltage into a current (see the Using the EXT_IN1 and EXT_IN2 Inputs with a Voltage Source section).
Provide a regulated 1.8 V supply and tie this supply to VDD1 and VDD2. The V ${ }_{\text {LeDx }}$ level uses a standard regulator circuit according to the peak current requirements specified in Table 1 and calculated in the Calculating Current Consumption section. Place $0.1 \mu \mathrm{~F}$ ceramic decoupling capacitors as close as possible to VDD1 and VDD2 and place a $1.0 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the VREF pin.

For best noise performance, connect AGND, DGND, and LGND together at a large conductive surface, such as a ground plane, ground pour, or large ground trace.


Figure 30. SPI Mode Connection Diagram


Figure 31. ${ }^{2}$ C Mode Connection Diagram

## LAND PATTERN

Figure 32 shows the recommended PCB footprint (land pattern).
Table 8 and Figure 4 provide the recommended soldering profile.


## RECOMMENDED START-UP SEQUENCE

At power-up, the device is in standby mode (Register $0 \times 10=0 \times 0$ ), as shown in Figure 24. The ADPD188BI does not require a particular power-up sequence.
To begin measurement from standby mode, initiate the ADPD188BI as follows:

1. Set the CLK32K_EN bit (Register 0x4B, Bit 7) to start the sample clock ( 32 kHz clock). This clock controls the state machine. If this clock is off, the state machine is not able to transition as defined by Register 0x10.
2. Write $0 \times 1$ to Register $0 \times 10$ to force the device into program mode. Step 1 and Step 2 can be swapped, but the actual state transition does not occur until both steps occur.
3. Write additional control registers in any order while the device is in program mode to configure the devices as required.
4. Write $0 \times 2$ to Register $0 \times 10$ to start normal sampling operation.

To terminate normal operation, follow this sequence to place the ADPD188BI in standby mode:

1. Write $0 \times 1$ to Register $0 \times 10$ to force the device into program mode.
2. Write to the registers in any order while the device is in program mode.
3. Write 0 x 00 FF to Register 0 x 00 to clear all interrupts. If desired, clear the FIFO as well by writing 0x80FF to Register 0x00.
4. Write 0 x 0 to Register 0 x 10 to force the device into standby mode.
5. Optionally, stop the 32 kHz clock by resetting the CLK32K_EN bit (Register 0x4B, Bit 7). Register 0x4B, Bit 7 $=0$ is the only write that must be written when the device is in standby mode (Register $0 \times 10=0 \mathrm{x} 0$ ). If 0 is written to this bit while in program mode or normal mode, the devices cannot transition into any other mode, including standby mode, even if they are subsequently written to do so. As a result, the power consumption in what appears to be standby mode is greatly elevated. For this reason, and due to the very low current draw of the 32 kHz clock while in operation, it is recommended to keep running the 32 kHz clock after it is turned on for easy use.

## READING DATA

The ADPD188BI provides multiple methods for accessing the sample data. Each time slot can be independently configured to provide data access using the FIFO or the data registers. Interrupt signaling is also available to simplify timely data access. The FIFO is available to loosen the system timing requirements for data accesses.

## Reading Data Using the FIFO

The ADPD188BI includes a 128-byte FIFO memory buffer that can be configured to store data from either or both time slots. Register 0x11 selects the type of data from each time slot to be written to the FIFO. Note that both time slots can be enabled to use the FIFO, but only if their output data rate is the same.

$$
\text { Output Data Rate }=f_{\text {SAMPLE }} / N x
$$

where:
$f_{\text {SAMPLE }}$ is the sampling frequency.
$N x$ is the averaging factor for each time slot ( $N_{A}$ for Time Slot A and $N_{B}$ for Time Slot B). In other words, $N_{A}=N_{B}$ must be true to store data from both time slots in the FIFO.

Data packets are written to the FIFO at the output data rate. A data packet for the FIFO consists of a complete sample for each enabled time slot. Data for each photodiode channel can be stored as either 16 or 32 bits. Each time slot can store 2, 4, 8, or 16 bytes of data per sample, depending on the mode and data format. To ensure that data packets are intact, new data is only written to the FIFO if there is sufficient space for a complete packet. Any new data that arrives when there is not enough space is lost. The FIFO continues to store data when sufficient space exists.

Always read FIFO data in complete packets to ensure that data packets remain intact.
Data is stored in the FIFO Time Slot A Channel 1 first, followed by Channel 2, Channel 3, and Channel 4 . Then, Time Slot B, Channel 1, Channel 2, Channel 3, and Channel 4 are written, unless the device is configured to sum all channels. In that case, a single value of either 16 bits or 32 bits, depending on the FIFO data configuration, is written for Time Slot A , followed by Timeslot B. For 16-bit writes, the data is written as Bits[15:8] followed by Bits[7:0]. For 32-bit writes, the data is written as Bits[15:8] followed by Bits[7:0], Bits[31:24], and Bits[23:16].
The number of bytes currently stored in the FIFO is available in Register 0x00, Bits[15:8]. A dedicated FIFO interrupt is also available and automatically generates when a specified amount of data is written to the FIFO.

## Interrupt-Based Method

To read data from the FIFO using an interrupt-based method, use the following procedure:

1. In program mode, set the configuration of the time slots as desired for operation.
2. Write Register 0x11 with the desired data format for each time slot.
3. Set the FIFO_THRESH bit in Register 0x06, Bits[13:8] to the interrupt threshold. A recommended value for this is the number of 16 -bit words in a data packet, minus 1 . This causes an interrupt to generate when there is at least one complete packet in the FIFO.
4. Enable the FIFO interrupt by writing a 0 to the FIFO_ INT_MASK in Register 0x01, Bit 8. Also, configure the interrupt pin (GPIO0) by writing the appropriate value to the bits in Register 0x02.
5. Enter normal operation mode by setting Register $0 \times 10$ to $0 \times 2$.
6. When an interrupt occurs, consider the following:

- It is not required to read the FIFO_SAMPLES bits because the interrupt is generated only if there are one or more full packets. Optionally, the interrupt routine can check for the presence of more than one available packet by reading these bits.
- Read a complete packet using one or more multiword accesses using Register 0x60. Reading the FIFO automatically frees the space for new samples.

The FIFO interrupt automatically clears immediately upon reading any data from the FIFO and is set again only when the FIFO is written and the number of words is above the FIFO threshold.

## Polling Method

To read data from the FIFO in a polling method, use the following procedure:

1. In program mode, set the configuration of the time slots as desired for operation.
2. Write Register 0x11 with the desired data format for each time slot.
3. Enter normal operation mode by setting Register $0 \times 10$ to 2 .

Next, begin the following polling operations:

1. Wait for the polling interval to expire.
2. Read the FIFO_SAMPLES bits (Register 0x00, Bits[15:8]).
3. If FIFO_SAMPLES $\geq$ the packet size, read a packet using the following steps:

- Read a complete packet using one or more multiword accesses via Register 0x60. Reading the FIFO automatically frees the space for new samples.
- Repeat Step 1.

When a mode change is required, or any other disruption to normal sampling is necessary, the FIFO must be cleared. Use the following procedure to clear the state and empty the FIFO:

1. Enter program mode by setting Register 0 x 10 to 0 x 1 .
2. Write 1 to Register 0x00, Bit 15 .

## Reading Data from Registers Using Interrupts

The latest sample data is always available in the data registers and is updated simultaneously at the end of each time slot. The data value for each photodiode channel is available as a 16-bit value in Register 0x64 through Register 0x67 for Time Slot A, and Register 0x68 through Register 0x6B for Time Slot B. If allowed to reach their maximum value, Register 0x64 through Register 0x6B clip. If Register 0x64 through Register 0x6B saturate, the unsaturated (up to 27 bits) values for each channel are available in Register 0x70 through Register 0x77 for Time Slot A and Register 0x78 through Register 0x7F for Time Slot B. Sample interrupts are available to indicate when the registers are updated and can be read. To use the interrupt for a given time slot, use the following procedure:

1. Enable the sample interrupt by writing a 0 to the appropriate bit in Register 0x01. To enable the interrupt for Time Slot A, write 0 to Bit 5. To enable the interrupt for Time Slot B, write 0 to Bit 6. Either one or both interrupts can be set.
2. Configure the interrupt pin (GPIOx) by writing the appropriate value to the bits in Register 0x02.
3. An interrupt generates when the data registers are updated.
4. The interrupt handler must perform the following in order:

- Read Register $0 \times 00$ and observe Bit 5 or Bit 6 to confirm which interrupt has occurred. This step is not required if only one interrupt is in use.
- Read the data registers before the next sample can be written. The system must have interrupt latency and service time short enough to respond before the next data update, based on the output data rate.
- Write a 1 to Bit 5 or Bit 6 in Register $0 \times 00$ to clear the interrupt.

If both time slots are in use, it is possible to use only the
Time Slot B interrupt to signal when all registers can be read. It is recommended to use the multiword read to transfer the data from the data registers.

## Reading Data from Registers Without Interrupts

If the system interrupt response is not fast or predictable enough to use the interrupt method, or if the interrupt pin (GPIOx) is not used, it is possible to obtain reliable data access by using the data hold mechanism. To guarantee that the data read from the registers is from the same sample time, it is necessary to prevent the update of samples while reading the current values. The method for executing register reads without interrupt timing is as follows:

1. Write a 1 to SLOTA_DATA_HOLD or SLOTB_DATA_ HOLD (Register 0x5F, Bit 1 and Bit 2, respectively) for the time slot requiring access (both time slots can be accessed). Writing to these bits prevents sample updates.
2. Read the registers as desired.
3. Write a 0 to the SLOTA_DATA_HOLD or SLOTB_DATA_ HOLD bits (Register 0x5F, Bit 1 and Bit 2, respectively) previously set. Writing to these bits allows sample updates to occur again.

Because a new sample may arrive while the reads are occurring, this method prevents the new sample from partially overwriting the data being read.

## CLOCKS AND TIMING CALIBRATION

The ADPD188BI operates using two internal time bases. A 32 kHz clock sets the sample timing, and a 32 MHz clock controls the timing of internal functions such as LED pulsing and data capture. Both clocks are internally generated and exhibit device to device variation of approximately $10 \%$ (typical).
The ADPD188BI provides a simple calibration procedure for both clocks.

## Calibrating the $\mathbf{3 2} \mathbf{k H z}$ Clock

This procedure calibrates items associated with the output data rate. Calibrating this clock is important for items where an accurate data rate is important.

To calibrate the 32 kHz clock, use the following steps:

1. Set the sampling frequency to the highest the system can handle, such as 2000 Hz . Because the 32 kHz clock controls sample timing, the clock frequency is readily accessible via the GPIO0 pin. Configure the interrupt by writing the appropriate value to Bits[2:0] in Register 0x02 and set the interrupt to occur at the sampling frequency by
writing $0 \times 0$ to Register 0x01, Bit 5 or Bit 6. Monitor the GPIO0 pin. The interrupt frequency must match the set sample frequency.
2. If the monitored interrupt frequency is less than the set sampling frequency, decrease the CLK32K_ADJUST bits (Register 0x4B, Bits[5:0]). If the monitored interrupt frequency is larger than the set sampling frequency, increase the CLK32K_ADJUST bits.
3. Repeat Step 1 until the monitored interrupt signal frequency is close to the set sampling frequency.

## Calibrating the $\mathbf{3 2} \mathbf{~ M H z ~ C l o c k ~}$

This procedure calibrates items associated with the fine timing within a sample period, such as LED pulse width and spacing, and assumes that the 32 kHz clock is already calibrated.
Use the following steps to calibrate the 32 MHz clock:

1. Write $0 \times 1$ to Register $0 \times 5 \mathrm{~F}$, Bit 0 .
2. Enable the CLK_RATIO calculation by writing $0 \times 1$ to Register 0x50, Bit 5 (CLK32M_CAL_EN). This function counts the number of 32 MHz clock cycles in two cycles of the 32 kHz clock. With this function enabled, this value is stored in Register 0x0A, Bits[11:0] and this ratio is nominally 2000 ( $0 \times 07 \mathrm{D} 0$ ).
3. Calculate the 32 MHz clock error as follows:

Clock Error $=32 \mathrm{MHz} \times(1-$ CLK_RATIO/2000 $)$
4. Adjust the frequency by setting Bits[7:0] in Register 0x4D per the following equation:

CLK32M_ADJUST = Clock Error/ 109 kHz
5. Write $0 \times 0$ to Register $0 \times 50$, Bit 5 to reset the CLK_RATIO function.
6. Repeat Step 1 through Step 5 until the desired accuracy is achieved.
7. Write 0 x 1 to Register 0 x 5 F , Bit 0 , and set the GPIO0 pin back to the mode desired for normal operation.


Figure 33. Optional Timing Signals Available on GPIOx—Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 02,0 \times 05,0 \times 06,0 \times 07$, and $0 \times 0 F$


Figure 34. Optional Timing Signals Available on GPIOx—Register 0x0B, Bits[12:8] or Bits[4:0] = $0 \times 02,0 \times 0 \mathrm{C}, 0 \times 0 \mathrm{D}$, and $0 \times 0 \mathrm{E}$

## Interrupt Function

Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 01$ configures the respective pin to perform the interrupt function as defined by the settings in Register 0x01.

## Sample Timing

Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 02$ configures the respective pin to provide a signal that asserts at the beginning of the first time slot of the current sample and deasserts at the end of the last time slot of the current sample. For example, if both time slots are enabled, this signal asserts at the beginning of Time Slot A and deasserts at the end of Time Slot B. If only a single time slot is enabled, the signal asserts at the beginning of the enabled time slot and deasserts at the end of this same time slot.

## Pulse Outputs

Three options are available to provide a copy of the LED pulse outputs. Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 05$ provides a copy of the Time Slot A LED pulses on the respective pin. A setting of $0 \times 06$ provides the Time Slot $B$ pulses, and a setting of $0 \times 07$ provides the pulse outputs of both time slots.

## Output Data Cycle Signal

There are three options available to provide a signal that indicates when the output data is written to the output data registers or to the FIFO. Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 0 \mathrm{C}$ provides a signal that indicates that a data value is written for Time Slot A. A setting of 0x0D provides a signal that indicates that a data value is written for Time Slot B, and a setting 0 x 0 E provides a signal to indicate that a value is written for either time slot. The signal asserts at the end of the time slot when the output data is already written, and deasserts at the start of the subsequent sample. This timing signal is especially useful in situations where the FIFO is being used. For example, one of the GPIOx pins can be configured to provide an interrupt after the FIFO reaches the FIFO threshold set in Register 0x06, Bits[13:8], while the other GPIOx pin can be configured to provide the output data cycle signal. This signal can be used to trigger a peripheral device, such as an accelerometer, so that time aligned signals are provided to the processor.

## $f_{s} / \mathbf{2}$ Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 0 \mathrm{~F}$ configures the respective pin to provide a signal that toggles at half the sampling rate. The $\mathrm{f}_{\mathrm{s}} / 2$ timing signal always starts in an active low state when the device switches from standby mode to normal operating mode and transitions to a high state at the completion of the first sample.

## Logic 0 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 10$ configures the respective pin to provide a Logic 0 output.

## Logic 1 Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 11$ configures the respective pin to provide a Logic 1 output.

## $32 \mathbf{k H z}$ Oscillator Output

Setting Register 0x0B, Bits[12:8] or Bits[4:0] $=0 \times 13$ configures the respective pin to provide a copy of the on-board 32 kHz oscillator.

## LED DRIVER PINS AND LED SUPPLY VOLTAGE

The LED driver pins (LED1/DNC, LED2, and LED3/DNC) have an absolute maximum voltage rating of 3.6 V . Any voltage exposure over this rating affects the reliability of the device operation and, in certain circumstances, causes the device to stop proper operation. The voltage of the LED driver pins must not be confused with the supply voltages for the LEDs themselves ( $\mathrm{V}_{\text {IEDI }}$ and $\mathrm{V}_{\text {IED }}$ ). These are the voltages applied to the anodes of the internal LEDs connected at VLED1 and VLED3.

## LED DRIVER OPERATION

The LED drivers for the ADPD188BI are current sinks. Typical LED driver current vs. LED driver voltage is shown in Figure 9. Figure 30 shows the basic schematic of how the ADPD188BI connects to an LED through the LED driver. The Determining the Average Current section and the Determining Cvied section define the requirements for the bypass capacitor ( $\mathrm{C}_{\text {vLED }}$ ) and the supply voltages of the LEDs ( $\mathrm{V}_{\mathrm{LEDx}}$ ).

## DETERMINING THE AVERAGE CURRENT

When the ADPD188BI drives an LED, it drives the LED in a series of short pulses. Figure 35 shows the typical ADPD188BI configuration of a pulse burst sequence. In this sequence, the LED pulse width ( $\mathrm{t}_{\text {LED_PULSE }}$ ) is $3 \mu \mathrm{~s}$, and the LED pulse period ( $\mathrm{t}_{\text {led_ period }}$ ) is $15 \mu \mathrm{~s}$. The goal of $\mathrm{C}_{\text {vied }}$ is to buffer the LED between individual pulses. In the worst case scenario, where the pulse train shown in Figure 35 is a continuous sequence of short pulses, the $V_{\text {LEDx }}$ supply must supply the average current. Therefore, calculate $\mathrm{I}_{\text {Led_average }}$ as follows:

$$
\begin{equation*}
I_{\text {LED_AVERAGE }}=\left(t_{\text {LEED_PULSEE }} / t_{\text {LED_PERIOD }}\right) \times I_{\text {LED_PEAK }} \tag{1}
\end{equation*}
$$

where:
$I_{\text {LED_AVERAGE }}$ is the average current needed from the $\mathrm{V}_{\text {IED }}$ supply. It is also the $V_{\text {LEDx }}$ supply current rating.
$I_{L E D_{-} P E A K}$ is the peak current setting of the LED.
For the numbers shown in Figure 35, $\mathrm{I}_{\text {Led_average }}=3 / 19 \times$ $\mathrm{I}_{\text {Led_peak. }}$ For typical LED timing, the average $\mathrm{V}_{\text {Ledx }}$ supply current is $3 / 19 \times 250 \mathrm{~mA}=39.4 \mathrm{~mA}$, indicating that the $\mathrm{V}_{\text {LEDx }}$ supply must support a dc current of 40 mA .


Figure 35. Typical LED Pulse Burst Sequence Configuration

## DETERMINING Cvied

To determine the Cvied capacitor value, determine the maximum forward bias voltage ( $\mathrm{V}_{\text {Fb_Led_max }}$ ) of the LED in operation. From Figure 36 , $\mathrm{I}_{\text {Led_peak }}$ converts to $\mathrm{V}_{\text {Fb_led_max. }}$ For example, with a 100 mA current, $\mathrm{V}_{\text {fb_Led_max }}$ is 3.75 V . Any series resistance in the LED path must also be included in this voltage. When designing the LED path, keep in mind that small resistances can add up to large voltage drops when a 100 mA current is driven through the resistor. These resistances can be unnecessary constraints on the $V_{\text {Ledx }}$ supply.
For the Cvied capacitor to be sized correctly, do not deplete it during the pulse of the LED to the point where the voltage on the capacitor is less than the forward bias on the LED. To calculate the minimum value for the $\mathrm{V}_{\text {LEDx }}$ bypass capacitor ( $\mathrm{C}_{\mathrm{VLED}}$ ), use the following equation:

$$
\begin{equation*}
C_{V L E D}=\frac{t_{L E D \_P U L S E} \times I_{L E D \_P E A K}}{V_{L E D \_M I N}-\left(V_{F B \_L E D \_M A X}+0.6\right)} \tag{2}
\end{equation*}
$$

where:
$t_{\text {LED_PULSE }}$ is the LED pulse width.
$I_{\text {LED_PEAK }}$ is the maximum forward bias current on the LED used in operating the device.
$V_{\text {LED_MIN }}$ is the lowest voltage from the $V_{\text {IED }}$ supply with no load. $V_{F B \_L E D \_M A X}$ is the maximum forward bias voltage required on the LED to achieve $\mathrm{I}_{\text {Led_peak. }}$

The numerator of the Cvied equation sets up the total discharge amount in coulombs from the bypass capacitor to satisfy a single programmed LED pulse of the maximum current. The denominator represents the difference between the lowest voltage from the $V_{\text {LEDx }}$ supply and the LED required voltage. The LED required voltage is the voltage of the anode of the LED such that the 0.6 V compliance of the LED driver at 100 mA and the forward bias voltage of the LED operating at the maximum current is satisfied. For a typical ADPD188BI example, assume that the lowest value for the $\mathrm{V}_{\text {LEDx }}$ supply is 4.5 V and that the peak current is 100 mA for the blue LED. The minimum value for $\mathrm{C}_{\text {vied }}$ is then equal to $2 \mu \mathrm{~F}$.

$$
\begin{equation*}
C_{V L E D}=\left(3 \times 10^{-6} \times 0.10\right) /(4.5-(3.75+0.6))=2.0 \mu \mathrm{~F} \tag{3}
\end{equation*}
$$

As shown in Equation 3, the minimum supply voltage drops close to the maximum anode voltage, and the demands on CVLED become more stringent, forcing the capacitor value higher. It is important to plug the correct values into these equations. For example, using an average value for $\mathrm{V}_{\text {LED_MIN }}$ instead of the worst-case value for $V_{\text {LED_MIN }}$ can cause a problem. Therefore, adding sufficient margin on CVLed is strongly recommended.
The calculation shown above assumes a series resistance between $\mathrm{V}_{\text {Ledx }}$ and $\mathrm{C}_{\text {vLed }}$ of $<1 \Omega$ and that the capacitor can be fully recharged between pulses. If this is not the case, then the number of pulses must be factored into the value of $\mathrm{C}_{\text {vied }}$.


Figure 36. Typical LED Forward Bias Voltage Drop as a Function of the LED Driver Current

## USING EXTERNAL LEDS

The ADPD188BI LED driver is also connected to an external package pin so that the driver can drive external LEDs, if desired. Figure 37 shows a connection diagram that enables driving external LEDs.


Figure 37. Using the ADPD188BI LED Drivers to Drive External LEDs

## CALCULATING CURRENT CONSUMPTION

The current consumption of the ADPD188BI depends on the user selected operating configuration, as described in the following equations.

## Total Power Consumption

To calculate the total power consumption, use Equation 4.

$$
\begin{equation*}
\text { Total Power }=I_{V D D \_A V E R A G E} \times V_{D D}+I_{L E D \_A V E R A G E} \times V_{L E D} \tag{4}
\end{equation*}
$$ where:

$I_{\text {VDd_AVErage }}$ is the average $V_{\text {dD }}$ supply current.
$V_{D D}$ is the voltage applied at the VDD1 and VDD2 pins.
$I_{\text {LED_AVERAGE }}$ is the average LED supply current.
$V_{L E D}$ is the voltage at the VLEDx pins, respectively.

## Average $V_{D D}$ Supply Current

To calculate the average $V_{\text {DD }}$ supply current ( $\mathrm{I}_{\mathrm{VDD} \_ \text {_AvG }}$ ), use Equation 5.

$$
\begin{align*}
& I_{V D D_{\_} A V G}=D R \times\left(\left(I_{A F E_{-A}} \times t_{\text {SLOTA }}\right)+\left(I_{A F E_{-} B} \times t_{\text {SLOTB }}\right)+\right. \\
& \left.Q_{P R O C_{-} x}\right)+I_{V D D_{\_} S T A N D B Y} \tag{5}
\end{align*}
$$

where:
$D R$ is the data rate in Hz .
$I_{V D D \_S T A N D B Y}=0.2 \mu \mathrm{~A}$.
$Q_{P R O C \_x}$ is an average charge associated with a processing time, as follows:

When only Time Slot A is enabled,

$$
Q_{P R O C \_A}(C)=0.35 \times 10^{-6}
$$

When only Time Slot B is enabled,

$$
Q_{P R O C \_B}(C)=0.24 \times 10^{-6}
$$

When Time Slot A and Time Slot B are enabled,

$$
\begin{align*}
& Q_{\text {PROC_AB }}(\mathrm{C})=0.40 \times 10^{-6} \\
& I_{A F E \_x}(\mathrm{~A})=3.0 \times 10^{-3}+\left(1.5 \times 10^{-3} \times N U M_{-} C H A N N E L S\right)+ \\
& \left(4.6 \times 10^{-3} \times I_{\text {LEDX_PK }} / S C A L E \_X\right)  \tag{6}\\
& \mathrm{t}_{\text {sLotx }}(\mathrm{sec})=\text { LEDx_OFFSET }+ \text { LEDx_PERIOD } \times \\
& \text { PULSE_COUNT } \tag{7}
\end{align*}
$$

where:
NUM_CHANNELS is the number of active channels. ILEDX_PK is the peak LED current, expressed in amps, for the LED enabled in that particular time slot.
$S C A L E \_X$ is the scale factor for the LED current drive determined by Bit 13 of the ILEDx_COARSE register. $L E D x_{-} O F F S E T$ is the pulse start time offset expressed in seconds.
LEDx_PERIOD is the pulse period expressed in seconds. PULSE_COUNT is the number of pulses.
Note that if either Time Slot A or Time Slot B are disabled, $\mathrm{I}_{\mathrm{AFE}_{\mathrm{L}} \mathrm{x}}=$ 0 for that respective time slot.

## Average $V_{\text {LEDA }}$ Supply Current

To calculate the average $V_{\text {LedA }}$ supply current ( $\mathrm{I}_{\text {Led_avg_A }}$ ), use Equation 8.

$$
\begin{align*}
& I_{L E D \_A V G \_A}=S L O T A \_L E D \_W I D T H \times I_{L E D A \_P K} \times D R \times \\
& P U L S E \_C O U N T \tag{8}
\end{align*}
$$

where:
SLOTA_LED_WIDTH is the LED pulse width expressed in seconds.
$I_{L E D A-P K}$ is the peak current, expressed in amps, for the Time Slot A LED.

## Average $V_{\text {LEDB }}$ Supply Current

To calculate the average $\mathrm{V}_{\text {LEDB }}$ supply current ( $\mathrm{I}_{\text {LED_AVG_B }}$ ), use Equation 9.

$$
\begin{align*}
& I_{L E D \_A V G_{-} B}=S L O T B \_L E D \_W I D T H \times I_{L E D B_{-} P K} \times D R \times \\
& P U L S E_{-} C O U N T \tag{9}
\end{align*}
$$

where:
SLOTB_LED_WIDTH is the LED pulse width expressed in seconds.
$I_{\text {LEDB_PK }}$ is the peak current, expressed in amps, for the Time Slot B LED.

## OPTIMIZING SNR

## Setting Optimal TIA Gain and LED Current

The optimal gain and LED current must be set at startup according to the expected signal level and desired SNR. In smoke detector applications, the expected power transfer ratio (PTR) of the measured smoke sources in the order of $<10 \mathrm{nW}$ of received optical power for each mW of transmitted optical power. This optical power is a very small response. Therefore, the TIA gain setting of $200 \mathrm{k} \Omega$ is the most likely to be used to ensure the lowest referred to input noise setting for the signal being measured. If a smoke chamber is used, there can be an additional background signal present. If this background signal
is large enough such that the combination of the background plus the desired signal saturates the input of the device at $200 \mathrm{k} \Omega$ TIA gain, a smaller TIA gain must be chosen. After the ideal TIA gain is determined, set the LED current to a level that allows the greatest amount of input channel dynamic range to be used without saturating.

## Tuning the Pulse Count

After the LED peak current and TIA gain are optimized, increasing the number of pulses per sample increases the SNR by the square root of the number of pulses. There are two ways to increase the pulse count. The pulse count registers (Register 0x31, Bits[15:8], and Register 0x36, Bits[15:8]) change the number of pulses per internal sample. Register 0x15, Bits[6:4] and Bits[10:8], controls the number of internal samples that are averaged together before the data is sent to the output. Therefore, the number of pulses per sample is the pulse count register multiplied by the number of subsequent samples being averaged. In general, the internal sampling rate increases as the number of internal sample averages increase to maintain the desired output data rate. The SNR per watt is most optimal with pulse count values of 16 or less. If the pulse count values are above 16 , the square root relationship begins to roll off such that the SNR no longer increases at the rate of the square root of the number of pulses. However, this square root relationship continues to hold when averaged between samples using Register 0x15.

Note that increasing the LED peak current increases SNR almost directly proportional to LED power, whereas increasing the number of pulses by a factor of $n$ results in only a nominal $\sqrt{ }(\mathrm{n})$ increase in SNR.
When using the sample sum and average function (Register 0x15), the output data rate decreases by the number of summed samples. To maintain a static output data rate, increase the sample frequency (Register 0x12) by the same factor as that selected in Register 0x15. For example, for a 100 Hz output data rate and a sample sum and average of four samples, set the sample frequency to 400 Hz .

## Improving SNR Using Integrator Chopping

The charge integrator is the last stage in the AFE that is integrated to the ADPD188BI datapath. The integrator uses an on and off integration sequence, synchronized to the emitted light pulse, which acts as an additional high-pass filter to remove offsets, drifts, and low frequency noise from the previous stages. However, the integrating amplifier may introduce low frequency signal content at a low level. The ADPD188BI has an integrator chop mode that enables additional chopping in the digital domain to remove this signal. This chopping is achieved by
using even numbers of pulses per sample and inverting the integration sequence for half of these sequences. When calculating how to combine the digitized result of each pulse of the sample, the sequences with an inverted integrator sequence are subtracted and the sequences with a normal integrator sequence are added. An example diagram of the integrator chopping sequence is shown in Figure 38.

The result of integrator chopping is that any low frequency signal contribution from the integrator is eliminated, leaving only the integrated signal and results in higher SNR, especially at higher numbers of pulses and at lower TIA gains where the integrator noise contribution becomes more pronounced.
Digital chopping is enabled using the registers and bits detailed in Table 18. The bit fields define the chopping operation for the first four pulses. This 4-bit chopping sequence is then repeated for all subsequent pulses. In Figure 38, a sequence is shown where the second and fourth pulses are inverted while the first and third pulses remain in the default polarity (noninverted). This configuration is achieved by setting Register 0x17, Bits[3:0] = 0xA and Register 0x1D, Bits[3:0] $=0 x A$ for Time Slot A and Time Slot B, respectively. To complete the operation, the math must be adjusted using Register 0x58. In this example, set Register 0x58, Bits[9:8] and Register 0x58, Bits[11:10] to b01 to add the third pulse and subtract the fourth pulse for Time Slot A and Time Slot B, respectively. Set Register 0x58, Bits[2:1] and Register 0x58, Bits[6:5] to b01 to add the first pulse and subtract the second pulse for Time Slot A and Time Slot B, respectively. This sequence then repeats for every subsequent sequence of four pulses. An even number of pulses must be used with integrator chop mode.
When using integrator chop mode, the ADC offset registers (Register 0x18 through Register 0x1B for Time Slot A and Register 0x1E through Register 0x21 for Time Slot B) must be set to 0 . These registers must be set because when the math is adjusted to subtract inverted integration sequences while default integration sequences are added, any digital offsets at the ADC output are automatically eliminated. Integrator chop mode also eliminates the need to manually null the ADC offsets at startup in a typical application. Eliminating the offset using chop mode may clip at least half of the noise signal when no input signal is present, making it difficult to measure the noise floor during system characterization. Because of this difficulty, either characterize the noise floor of the system with chop mode disabled or with chop mode enabled and include a minimal signal present at the input that increases the noise floor enough such that it is no longer clipped.

## ADPD188BI



Figure 38. Diagram of the Integrator Chopping Sequence
Table 18. Register Settings for Integrator Chop Mode

| Hex. Address | Data Bit(s) | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| $0 \times 17$ | [3:0] | INTEG_ORDER_A | Integration sequence order for Time Slot A. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats. <br> 0 : normal integration sequence. <br> 1: reversed integration sequence. |
| 0x1D | [3:0] | INTEG_ORDER_B | Integration sequence order for Time Slot B. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats. <br> 0 : normal integration sequence. <br> 1: reversed integration sequence |
| 0x58 | [11:10] | FLT_MATH34_B | Time Slot B control for adding and subtracting Sample 3 and Sample 4 in a four pulse sequence (or any multiple of four pulses, for example, Sample 15 and Sample 16 in a 16 pulse sequence). <br> 00: add third and fourth. <br> 01: add third and subtract fourth. <br> 10: subtract third and add fourth. <br> 11: subtract third and fourth. |
|  | [9:8] | FLT_MATH34_A | Time Slot A control for adding and subtracting Sample 3 and Sample 4 in a four pulse sequence (or any multiple of four pulses, for example, Sample 15 and Sample 16 in a 16 pulse sequence). <br> 00: add third and fourth. <br> 01: add third and subtract fourth. <br> 10: subtract third and add fourth. <br> 11: subtract third and fourth. |
|  | [6:5] | FLT_MATH12_B | Time Slot B control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence). <br> 00 : add first and second. <br> 01: add first and subtract second. <br> 10: subtract first and add second. <br> 11: subtract first and second. |
|  | [2:1] | FLT_MATH12_A | Time Slot A control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence). <br> 00: add first and second. <br> 01: add first and subtract second. <br> 10: subtract first and add second. <br> 11: subtract first and second. |

## TIA ADC MODE

Figure 39 shows how to put the ADPD188BI into a mode that effectively runs the TIA directly into the ADC without using the analog band-pass filter (BPF) and integrator. This mode is referred to as TIA ADC mode. There are two basic applications of TIA ADC mode: normal operation and TIA ADC.

In normal operation, all the background light is blocked from the signal chain, and therefore, cannot be measured. TIA ADC mode can measure the amount of background and ambient light.


Figure 39. TIA ADC Mode Block Diagram
When the devices are in TIA ADC mode, the BPF and the integrator stage are bypassed. This bypass effectively wires the TIA directly into the ADC. At the set sampling frequency, the ADC samples Channel 1 through Channel 4 in sequential order and each sample is taken at $1 \mu$ s intervals.
There are two modes of operation in TIA ADC mode. One mode is an inverting configuration where TIA ADC mode directly drives the ADC. This mode is enabled by setting Register $0 \times 43$ (Time Slot A) and/or Register 0x45 (Time Slot B) to 0xB065, which bypasses the BPF and the integrator. With the ADC offset register(s) for the desired channel set to 0 and the TIA_VREF set to 1.265 V , the output of the ADC is at $\sim 13,000$ codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output decreases toward 0 .
The recommended TIA ADC mode is one in which the BPF is bypassed and the integrator is configured as a buffer. This mode is enabled by writing 0xAE65 to Register 0x43 (Time Slot A) and/or Register 0x45 (Time Slot B) to bypass the BPF. To configure the integrator as a buffer, set Bit 7 of Register 0x42 (Time Slot A) and/or Register 0x44 (Time Slot B) to 1, and set Bit 7 of Register 0x58 to 1. With the ADC offset register(s) for the desired channel set to 0 and TIA_VREF set to 1.265 V , the output of the ADC is at $\sim 13,000$ codes for a single pulse and a zero input current condition. As the input current from the photodiode increases, the ADC output decreases toward 0 .
When configuring the integrator as a buffer, there is the option to either use a gain of 1 or a gain of 0.7 . Using the 0.7 gain increases the usable dynamic range at the input to the TIA. The buffer gain is set using Register 0x42, Bit 9 for Time Slot A and Register 0x44, Bit 9 for Time Slot B. Setting this bit to 0 (default) sets a gain of 1 . Setting this bit to 1 configures the buffer with a gain of 0.7.

The ADC output (ADCout) is calculated as follows:

$$
\begin{align*}
& \text { ADCout }=8192 \pm\left(\left(\left(2 \times \text { TIA_VREF }-2 \times i \times R_{F}-1.8 \mathrm{~V}\right) /\right.\right. \\
& 146 \mu \mathrm{~V} / \mathrm{LSB}) \times \text { SLOTx_BUF_GAIN }) \tag{10}
\end{align*}
$$

where:
TIA_VREF is the bias voltage for the TIA (the default value is 1.265 V ).
$i$ is the input current to the TIA.
$R F$ is the TIA feedback resistor.
SLOTx_BUF_GAIN is either 0.7 or 1 , based on the setting of Register 0x42, Bit 9 and Register 0x44, Bit 9.
Equation 10 is an approximation and does not account for internal offsets and gain errors. The equation also assumes that the ADC offset registers are set to 0 .
One time slot can be used in TIA ADC mode at the same time the other time slot is being used in normal pulsed mode. This capability is useful to simultaneously monitor ambient and pulsed signals. The ambient signal is monitored during the time slot configured for TIA ADC mode, while the pulsed signal, with the ambient signal rejected, is monitored in the time slot configured for normal mode.

## Protecting Against TIA Saturation in Normal Operation

One reason to monitor TIA ADC mode is to protect against environments that may cause saturation. One concern when operating in high light conditions, such as in a chamberless smoke detector design, is that the TIA stage may become saturated while the ADPD188BI continues to communicate data. The resulting saturation is not typical. The TIA, based on its settings, can only handle a certain level of photodiode current. Based on how the ADPD188BI is configured, if there is a current level from the photodiode that is larger than the TIA can handle, the TIA output during the LED pulse effectively extends and widens the current pulse. The AFE timing is then violated because the positive portion of the BPF output extends into the negative section of the integration window. As a result, the photosignal is subtracted from itself, decreasing the output signal when the effective light signal increases.
To measure the response from the TIA and to verify that this stage is not saturating, place the device in TIA ADC mode with the integrator configured as a buffer and modify the timing. More specifically, sweep SLOTx_AFE_OFFSET until the output reading reaches a maximum. This procedure aligns the ADC sampling time with the LED pulse to measure the total amount of light falling on the photodetector (for example, background light + LED pulse).

To ensure that the TIA does not saturate, make sure to provide a safe operating region typically at $3 / 4$ full scale and lower. Use Table 19 to determine how the output codes map to ADC levels on a per channel per pulse basis. These codes are not the same as in normal mode because the BPF and integrator are not unity-gain elements.

## ADPD188BI

## Using the EXT_IN1 and EXT_IN2 Inputs with a Voltage Source

The ADPD188BI can be used for voltage inputs. Voltage inputs can be measured in normal mode or in TIA ADC mode. TIA ADC mode is preferred if these inputs are not a result of stimulation from the LED driver. To understand the conversion gain from a voltage through a series resistor, $\mathrm{R}_{\mathrm{s}}$, determine the current by following the schematic in Figure 40 and using the following equation:


$$
\text { Input Current }=\left(V_{I N}-T I A \_V R E F\right) /\left(R_{s}+R \_I N\right)
$$

where:
Input Current is the resulting input current to the device. $V_{I N}$ is the voltage input.
$T I A \_V R E F$ is the setting of the TIA reference voltage. $R_{s}$ is the external series resistance shown in Figure 40. $R \_I N$ is the on-chip series resistance as defined in Table 2.
Values for R_IN are listed in Table 2. R_IN is not needed for the photodiode or other current inputs because the current of these inputs are not a function of the input resistance. Converting the input current in amps to ADC codes (LSBs) follows Table 19 in TIA ADC mode. Current conversion in normal mode is listed in Table 2. The offset level shown in Table 19 represents the expected code value with zero current input. The conversion gain in $\mathrm{nA} / \mathrm{LSB}$ can be added onto this offset level for nonzero input currents.

Figure 40. ADPD188BI Used for Voltage Inputs
Table 19. Analog Specifications for TIA ADC Mode and Digital Integrate Mode

| Parameter | Test Conditions/Comments | Typ | Unit |
| :---: | :---: | :---: | :---: |
| TIA ADC Offset Level | Floating input (input current $=0$ A); Register 0x43 and Register 0x45 = 0xAE65; Register 0x42 and Register 0x44, Bit $7=1$, Register 0x58, Bit $7=1$ <br> Register $0 \times 42$ and Register 0x44, Bits[5:4] $=0$ (TIA_VREF $=1.14 \mathrm{~V}$ ) <br> Register $0 \times 42$ and Register $0 \times 44, \operatorname{Bits}[5: 4]=1$ (TIA_VREF $=1.01 \mathrm{~V}$ ) <br> Register $0 \times 42$ and Register 0x44, Bits[5:4] $=2$ (TIA_VREF $=0.89 \mathrm{~V}$ ) <br> Register $0 \times 42$ and Register 0x44, Bits[5:4] = 3 (TIA_VREF $=1.27 \mathrm{~V}$ ); recommended for PD inputs | $\begin{aligned} & 11400 \\ & 9700 \\ & 8100 \\ & 13200 \end{aligned}$ | $\begin{aligned} & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \\ & \text { LSB } \end{aligned}$ |
| TIA ADC Saturation Levels ${ }^{1}$ | Values expressed per channel, per sample; buffer gain =1 $\begin{aligned} & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 38.32 \\ & 19.16 \\ & 9.58 \\ & 4.79 \end{aligned}$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| TIA ADC Resolution | Values expressed per channel, per sample; buffer gain = 1 $\begin{aligned} & 25 \mathrm{k} \Omega \\ & 50 \mathrm{k} \Omega \\ & 100 \mathrm{k} \Omega \\ & 200 \mathrm{k} \Omega \end{aligned}$ | $\begin{aligned} & 2.92 \\ & 1.5 \\ & 0.73 \\ & 0.37 \end{aligned}$ | nA/LSB <br> nA/LSB <br> nA/LSB <br> nA/LSB |

${ }^{1}$ TIA linear dynamic range is $85 \%$ of listed saturation levels.
Table 20. Configuration Registers to Switch Between Normal Sample Mode and TIA ADC Mode

| Address | Data Bits | Bit Name | Normal Mode Value | TIA ADC Mode Value | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x42 | [15:10] | SLOTA_AFE_MODE | 0x07 | Not applicable | In normal mode, this setting configures the integrator block for optimal operation. This setting is not important for TIA ADC mode. |
|  | 9 | SLOTA_BUF_GAIN | 0x0 | 0x0 | $\begin{aligned} & 0: \text { buffer gain }=1.0 . \\ & 1: \text { buffer gain }=0.7 . \end{aligned}$ |
|  | 7 | SLOTA_INT_AS_BUF | 0x0 | 0x1 | 0 : normal integrator configuration. <br> 1: convert integrator to buffer amplifier in TIA ADC mode (required for $0 \times 43=0 \times A E 65$ ). |
| 0x43 | [15:0] | SLOTA_AFE_CFG | 0xADA5 | 0xAE65 | Time Slot A AFE connection. <br> 0xAE65: bypasses the BPF. <br> 0xB065: can also be used in TIA ADC mode. This setting bypasses the BPF and the integrator. |

\(\left.$$
\begin{array}{l|l|l|l|l|l}\hline \text { Address } & \begin{array}{l}\text { Data } \\
\text { Bits }\end{array} & \text { Bit Name } & \begin{array}{l}\text { Normal } \\
\text { Mode Value }\end{array}
$$ \& \begin{array}{l}TIA ADC <br>

Mode Value\end{array} \& Description\end{array}\right]\)| [15:10] |
| :--- |
| SLOTB_AFE_MODE |
| 0 |

## FLOAT MODE

The ADPD188BI has a unique operating mode, float mode, that allows excellent SNR at low power in low light situations. In float mode, the photodiode is first preconditioned to a known state and then the photodiode anode is disconnected from the ADPD188BI receive path for a preset amount of float time. During the float time, light falls on the photodiode, either from ambient light, pulsed LED light, or a combination of the two depending on the operating mode. Charge from the sensor is stored directly on the capacitance of the sensor. At the end of the float time, the photodiode switches back into the ADPD188BI receive path and an inrush of the accumulated charge occurs, which is subsequently integrated by the ADPD188BI integrator. This integrator allows the maximum amount of charge to be processed per pulse with the minimum amount of noise added by the signal path. The charge is integrated externally on the photodiode capacitance for as long as it takes to acquire maximum charge, independent of the signal path amplifiers, that add noise to the signal.

Amplifier and ADC noise values are constant for a given measurement. For optimal SNR, it is recommended to have a greater amount of signal (charge) per measurement. In normal mode, because the pulse time is fixed, the charge per measurement is only increased by increasing the LED drive current. For high light conditions, this is sufficient. However, in low light conditions, there is a limit to the available current. In addition, high current pulses can cause ground noise in some systems. Blue LEDs have lower efficiency at high currents and many battery designs do not deliver high current pulses as efficiently. Float mode provides flexibility to increase the amount of charge per measurement by either increasing the LED drive current or by increasing the float time. This flexibility is especially useful in low current transfer ratio (CTR) conditions, such as $1 \mathrm{nA} / \mathrm{mA}$, where normal mode requires multiple pulses to achieve an acceptable level of SNR.
In float mode, the signal path bypasses the BPF and only uses the TIA and integrator. In normal mode, the shape of the pulse
is known (typically either $2 \mu \mathrm{~s}$ or $3 \mu \mathrm{~s}$ ) and is consistent across devices and conditions. The shape of the signal coming through the BPF is also predictable, allowing a user to align the integrator timing with the zero crossing of the filtered signal. In float mode, the shape of the signal produced by the charge dump can differ across devices and conditions. A filtered signal cannot be reliably aligned and as a result, the BPF cannot be used. In float mode, the entire charge dump is integrated in the negative cycle of the integrator, and the positive cycle cancels any offsets.

## Float Mode Measurement Cycle

Figure 41 shows the float mode measurement cycle timing diagram, and the following details the main points of the cycle:

- The precondition period is shown prior to Point A. The photodiode is connected to the TIA and the photocurrent flows into the TIA. The photodiode anode is held at 0.9 V (Register 0x42 and Register 0x44, Bits[5:4] $=0 \times 2$ sets TIA_ VREF $=0.9 \mathrm{~V}$ ). The photodiode is reverse biased to a maximum reverse bias of $\sim 250 \mathrm{mV}$ by setting Register 0x54, Bit $7=1$ and Register 0x54, Bits $[9: 8]=0 \times 2$ (for Time Slot A ). At this point, the output of the TIA (TIA_OUT) $=$ TIA_VREF - $\left(\mathrm{I}_{\mathrm{PD}} \times \mathrm{R}_{\mathrm{F}}\right)$, where $\mathrm{I}_{\text {PD }}$ is the current flowing from the PD into the ADPD188BI input when the integrator is off.
- At Point A, the photodiode is disconnected from the receive path. Light continues to fall on the photodiode, which produces a charge that directly accumulates on the photodiode capacitance. As the charge accumulates, the voltage at the floating photodiode anode rises. The TIA is disconnected from the input to the ADPD188BI so that no current flows through the TIA, and the TIA output is at TIA_VREF. The integrator resets to 0 just prior to Point B. In the Float Mode for Synchronous LED Measurements section, the LED pulses during the time between Point A and Point D. Float times of $<4 \mu \mathrm{~s}$ are not allowed.
- At Point B, the integrator begins the positive integration phase. Small dc offsets between the TIA output and the integrator reference causes the integrator output to ramp up for positive offsets or ramp down for negative offsets. The photodiode continues to accumulate charge during this period.
- At Point C, the integrator begins the negative integration phase. This reversal in polarity begins to cancel any signal caused by offsets. This offset cancellation continues through Point F where all offsets are cancelled completely.
- At Point D, the photodiode switches into the receive path where all the charge that has accumulated on the photodiode capacitance during the float time is dumped into the TIA. The typical charge dump time is less than $2 \mu \mathrm{~s}$. As the current
flows through the TIA, the output of the TIA responds with a negative signal. Because the integrator is in the negative integration phase at this point, the integrator output rises as the input current to the device integrates back to total charge. Between Point D and Point E, any light incident on the photodiode produces additional photocurrent that is immediately integrated by the integrator as charge.
- At Point E, the TIA disconnects from the receive path and the TIA output returns to TIA_VREF. Between Point E and Point F , the integrator completes the negative integration phase and cancels the offsets.
- At Point F, the integrator output is held until sampled by the ADC.


Figure 41. Float Mode Measurement Cycle Timing Diagram

## Float Mode Limitations

When using float mode, the limitations of the mode must be well understood. For example, there is a finite amount of charge that can accumulate on the capacitance of the photodiode, and there is also a maximum amount of charge that can be integrated by the integrator. Based on an initial reverse bias of 250 mV on the photodiode and if the photodiode begins to become nonlinear at $\sim 200 \mathrm{mV}$ of forward bias, there is $\sim 450 \mathrm{mV}$ of headroom for the anode voltage to increase from its starting point at the beginning of the float time before the charge ceases to accumulate in a linear fashion. It is desirable to operate only in the linear region of the photodiode (see Figure 42). To verify that float mode is operating in the linear region of the diode, perform a simple check by recording data at a desired float time and then recording data at half the float time. The ratio of the two received signals is recommended to be $2: 1$. If this ratio does not hold true, the diode is likely beginning to forward bias at the longer float time and becomes nonlinear.


Figure 42. Transfer Function of Integrated Charge on the Photodiode vs. Float Time
The maximum amount of charge that can be stored on the photodiode capacitance and remain in the linear operating region of the sensor can be estimated by the following:

$$
Q=C V
$$

where:
$Q$ is the integrated charge.
$C$ is the capacitance of the photodiode.
$V$ is the amount of voltage change across the photodiode before the photodiode becomes nonlinear.
For the ADPD188BI, PDET1 and PDET2 are configured to be summed in a single channel. The PD capacitance is $\sim 45 \mathrm{pF}$ with 450 mV of headroom. Therefore, maximum amount of charge that can be stored on the photodiode capacitance is 20.25 pC .
In addition, consider the maximum amount of charge the ADPD188BI integrator can integrate. The integrator can integrate up to 7.6 pC . When this charge is referred to the input, consider the TIA gain. When the TIA gain is at $200 \mathrm{k} \Omega$, the input referred charge is at a $1: 1$ ratio to the integrated charge on the integrator. For $100 \mathrm{k} \Omega$ gain, the ratio is $2: 1$, for $50 \mathrm{k} \Omega$ gain,
it is $4: 1$, and for $25 \mathrm{k} \Omega$ gain, it is $8: 1$. For the previous example using a photodiode with 45 pF capacitance, use a $50 \mathrm{k} \Omega$ TIA gain and set the float timing so that for a single pulse, the ADC output is at $50 \%$ of full scale. This TIA gain is a recommended operating condition for the background response from a smoke chamber with no smoke present. Under these operating conditions, 3.75 pC integrates per pulse by the integrator for 15 pC of charge accumulated on the photodiode capacitance. For small CTR, however, it can take a long time to accumulate 15 pC of charge on the photodiode capacitance. In this case, use higher TIA gains according to how much charge can be accumulated in a given amount of time. Ultimately, float times are determined by the type of measurement being made (ambient or pulsed LED), the photodiode capacitance, and the CTR of the system.

## Float Mode for Ambient Light Measurements

Float mode is used for ambient light measurements where the background light is too small to be measured in TIA ADC mode. Use TIA ADC mode for ambient light measurements of higher intensities. Small amounts of light can be measured with adequate float times, allowing the incoming charge to accumulate to levels large enough to be measured above the noise floor of the system. The source of this light can be any combination of synchronous light (such as from a pulsed LED) and asynchronous light (such as background). If there is no system generated light source, the measurement is simply a measure of the background light.
Use a two pulse differential measurement technique to cancel out electrical drifts and offsets. Take two measurements, each of a different float time. The first float time is considerably shorter than the second pulse. After taking the two measurements, subtract Measurement 1 from Measurement 2, which effectively cancels out any offset and drift common to both measurements. What is left is an ambient light measurement based on an amount of charge that is integrated over a time that is the difference between the first and second float times. For example, if Float Time 1 is $6 \mu \mathrm{~s}$ and Float Time 2 is $26 \mu \mathrm{~s}$, the ambient light measurement is based on $20 \mu$ s of charge integrated on the photodiode capacitance with any offset and drift removed.

In float mode for ambient light, the number of pulses must be set to two to cancel drifts and offsets because only the first pulse can be short. More than two pulses can be used, however, pulses two through n are always the same length. If drift cancellation is not required, any number of pulses can be used and added together. Figure 43 shows an example of float ambient mode timing, and Table 21 details the relevant registers that must be configured.

## ADPD188BI



Figure 43. Example of Float Ambient Mode Timing
Table 21. Float Ambient Mode Registers

| Group | Register Name | Register |  | Float Mode Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Time Slot A | Time Slot B |  |
| Float Mode Operation | SLOTx_LED_SEL | 0x14, Bits[1:0] | 0x14, Bits[3:2] | Set to 0 to enable float mode. |
|  | FLT_EN_x | 0x5E, Bits[14:13] | 0x59, Bits[14:13] | Set to 3 to enable float between connect pulses. |
|  | FLT_MATH12_x | 0x58, Bits[2:1] | 0x58, Bits[6:5] | Set to 2 to subtract first pulse and add second pulse. |
|  | SLOTx_AFE_CFG | 0x43, Bits[15:0] | 0x45, Bits[15:0] | Set to 0xAE65 for TIA and integrator, bypass BPF. |
|  | SLOTx_TIA_VREF | 0x42, Bits[5:4] | 0x44, Bits[5:4] | Set to 2 for TIA_VREF $=0.9 \mathrm{~V}$. |
|  | SLOTx_V_CATHODE | 0x54, Bits[9:8] | 0x54, Bits[11:10] | Set to 2 for 250 mV reverse bias on the photodiode at the precondition. |
|  | REG54_VCAT_ENABLE | 0x54, Bit 7 | 0x54, Bit 7 | Set to 1 to override Register 0x3C cathode voltage settings. |
| Float Mode Timing | FLT_PRECON_x | 0x5E, Bits[12:8] | 0x59, Bits[12:8] | Precondition time (to start of Float 1 time). |
|  | SLOTx_PERIOD | 0x31, Bits[7:0] | 0x36, Bits[7:0] | 8 LSBs of float period in $\mu$; Float 2 time $=$ SLOTx_PERIOD |
|  | SLOTx_PERIOD | 0x37, Bits[1:0] | 0x37, Bits[9:8] | 2 MSBs of float period. |
|  | SLOTx_LED_WIDTH | 0x30, Bits[12:8] | 0x35, Bits[12:8] | Connect time in $\mu \mathrm{s}$; this is the amount of time given to dump the accumulated charge from the photodiode capacitance; typically, this is set to $2 \mu \mathrm{~s}$. |
|  | SLOTx_LED_OFFSET | 0x30, Bits[7:0] | 0x35, Bits[7:0] | Time to first charge dump; Float 1 time $=$ (SLOTx_LED_OFFSET + SLOTx_LED_WIDTH) FLT_PRECONx. |
|  | SLOTx_AFE_WIDTH | 0x39, Bits[15:11] | 0x3B, Bits[15:11] | Integration time in $\mu \mathrm{s}$; set to FLT_CONNx + 1. |
|  | SLOTx_AFE_OFFSET | 0x39, Bits[10:0] | 0x3B, Bits[10:0] | Integrator start time in 31.25 ns increments; set to (SLOTx_LED_OFFSETx - SLOTx_AFE_WIDTH - 9.25) $\mu \mathrm{s}$. |
|  | SLOTx_PULSES | 0x31, Bits[15:8] | 0x36, Bits[15:8] | Number of pulses; set to 2 for float ambient mode. |

## Float Mode for Synchronous LED Measurements

In float LED mode, photocurrent is generated from ambient light and pulsed LED light during the float time. Float LED mode is desirable in low signal conditions where the CTR is $<5 \mathrm{nA} / \mathrm{mA}$. Float mode accumulates the received charge during longer LED pulses without adding noise from the signal path, effectively yielding the highest SNR per photon attainable.
As with float ambient mode, multiple pulses cancel electrical offsets and drifts. However, in float LED mode, the ambient light must also be cancelled because only the reflected return from the LED pulses is desired. To achieve this, use an even
number of equal length pulses. For every pair of pulses, the LED flashes in one of the pulses and does not flash in the other. The total response from the LED + ambient + offset is present in one of the pulses. In the other, only the ambient light and offset is present. Subtracting the two pulses is eliminates ambient light as well as any offset and drift. It is recommended to use groups of four pulses for measurement where the LED is flashed on Pulse 2 and Pulse 3. The accumulator adds Pulse 2 and Pulse 3 and then subtracts Pulse 1 and Pulse 4. To gain additional SNR, use multiple groups of four pulses.

The settings of FLT_LED_FIRE_x, Register 0x5A, Bits[15:8] determine if the LED fires in which pulse position. Which pulse
positions are added or subtracted is configured in the FLT_ MATH12x and FLT_MATH34x bits of Register 0x58. These sequences are repeated in groups of four pulses. The value written to the FIFO or data registers is dependent on the total number of pulses per sample period. For example, if the device
is setup for 32 pulses, the 4-pulse sequence, as defined in FLT_ LED_FIRE_x and FLT_MATHxxx, repeats eight times and a single register or FIFO write of the final value based on 32 pulses executes. Table 22 details the relevant registers for float LED mode.

Table 22. Float LED Mode Registers

| Group | Register Name | Register Address |  | Float Mode Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Time Slot A | Time Slot B |  |
| Float Mode Operation | SLOTx_LED_SEL | 0x14, Bits[1:0] | 0x14, Bits[3:2] | Set to 0 to enable float mode. |
|  | FLT_EN_x | 0x5E, Bits[14:13] | 0x59, Bits[14:13] | Set to 3 to enable float between connect pulses. |
|  | FLT_MATH12_x | 0x58, Bits[2:1] | 0x58, Bits[6:5] | Set to 2 to subtract first pulse and to add second pulse. |
|  | FLT_MATH34_x | 0x58, Bits[9:8] | 0x58, Bits[11:10] | Set to 1 to add third pulse and to subtract fourth pulse. |
|  | SLOTx_AFE_CFG | 0x43, Bits[15:0] | 0x45, Bits[15:0] | Set to 0xAE65 for TIA + integrator, bypass BPF. |
|  | SLOTx_TIA_VREF | 0x42, Bits[5:4] | 0x44, Bits[5:4] | Set to 2 for TIA_VREF $=0.9 \mathrm{~V}$. |
|  | SLOTx_V_CATHODE | 0x54, Bits[9:8] | 0x54, Bits[11:10] | Set to 2 for 250 mV reverse bias on the photodiode at the precondition. |
|  | REG54_VCAT_ENABL E | $0 \times 54 \text {, Bit } 7$ | 0x54, Bit 7 | Set to 1 to override Register 0x3C cathode voltage settings. |
|  | FLT_LED_SELECT_x | 0x3E, Bits[15:14] | 0x3F[15:14] | LED selection for float LED mode. |
|  |  |  |  | $00=n \mathrm{~L}$ LED. |
|  |  |  |  | 01 = LED1. |
|  |  |  |  | $10=$ LED2. |
|  |  |  |  | 11 = LED3. |
| Float Mode Timing | FLT_PRECON_x | 0x5E, Bits[12:8] | 0x59, Bits[12:8] | Precondition time (to start of Float 1 time). |
|  | SLOTx_PERIOD | 0x31, Bits[7:0] | 0x36, Bits[7:0] | 8 LSBs of float period in $\mu$. Float 2 time $=$ SLOTx_PERIOD. Float 2 time is valid for every pulse subsequent to the first pulse. Float 1 time must be set equal to Float 2 time in float LED mode. |
|  | SLOTx_PERIOD | 0x37, Bits[1:0] | 0x37, Bits[9:8] | 2 MSBs of float period. |
|  | SLOTx_LED_WIDTH | 0x30, Bits[12:8] | 0x35, Bits[12:8] | Connect time in $\mu \mathrm{s}$, which is the amount of time given to dump the accumulated charge from the photodiode capacitance. Typically, it is set to $2 \mu \mathrm{~s}$. |
|  | SLOTx_LED_OFFSET | 0x30, Bits[7:0] | 0x35, Bits[7:0] | Time to first charge dump. Float 1 time $=$ (SLOTx_LED_OFFSET + SLOTx_LED_WIDTH) FLT_PRECONx. Float 1 time must be equal to Float 2 time for float LED mode. |
|  | SLOTx_AFE_WIDTH | 0x39, Bits[15:11] | 0x3B, Bits[15:11] | Integration time in $\mu \mathrm{s}$. Set to FLT_CONN + 1. |
|  | SLOTx_AFE_OFFSET | 0x39, Bits[10:0] | 0x3B, Bits[10:0] | Integrator start time in 31.25 ns increments. Set to (SLOTx_LED_OFFSET - SLOTx_AFE_WIDTH - 9.25) $\mu \mathrm{s}$. |
|  | SLOTx_PULSES | 0x31, Bits[15:8] | 0x36, Bits[15:8] | Number of pulses; must be set in multiples of 2, and the minimum number is 2 . |
|  | FLT_LED_WIDTH_x | 0x3E, Bits[12:8] | 0x3F, Bits[12:8] | LED pulse width for float LED mode in $\mu \mathrm{s}$. |
|  | FLT_LED_OFFSET_x | 0x3E, Bits[7:0] | 0x3F, Bits[7:0] | Time of first LED pulse in float LED mode. |
|  | FLT_LED_FIRE_x | 0x5A, Bits[11:8] | 0x5A, Bits[15:12] | In any given sequence of four pulses, fire the LED in the selected position. Selections are active low (that is, the LED fires LED if 0 ). For example, in a sequence of four pulses on Time Slot B, Register 0x5A, Bit 12 is the first pulse, and Register $0 \times 5 \mathrm{~A}$, Bit 15 is the fourth pulse. For a sequence of four pulses, fire the LED in the second and third pulses by writing $0 \times 9$ to Register $0 \times 5 \mathrm{~A}$, Bits[15:12]. |

## ADPD188BI

A timing diagram for a four pulse float LED sequence for Time Slot B is shown in Figure 44. In this example, the device is set up for LED pulses of $12 \mu \mathrm{~s}$ that fall within a float period of $16 \mu \mathrm{~s}, 2 \mu \mathrm{~s}$ of which are used to dump the accumulated charge on the photodiode. The integration time is set to $3 \mu \mathrm{~s}$, which is $1 \mu \mathrm{~s}$ more than the charge dump time to allow the timing margin when integrating the incoming charge. Note that there is a $9 \mu$ s offset built into the integration start time. Take this offset into account when setting the SLOTx_AFE_OFFSET value. As shown in Figure 44 , the time of the first charge dump is set to $30 \mu \mathrm{~s}$. SLOTx_ AFE_OFFSET is set to $0 \times 238(17.75 \mu \mathrm{~s})$, taking into account the $3 \mu \mathrm{~s}$ integration time, the $9 \mu \mathrm{~s}$ offset, and an additional 250 ns for edge placement margin.

To calculate SLOTx_AFE_OFFSET, use the following equation:

$$
\begin{aligned}
& \text { SLOTx_AFE_OFFSET }=\text { SLOTx_LED_OFFSET - } \\
& \text { SLOTx_AFE_WIDTH }-9.25 \mu \mathrm{~s}
\end{aligned}
$$

The integration period is placed so that the negative phase of the integration is centered on the charge dump phase. The TIA is an inverting stage and therefore places the negative phase of the integration during the dumping of the charge from the photodiode, causing the integrator to increase with the negative going output signal from the TIA.
The LED flashes in the second and third pulses of the four pulse sequence. Setting Register 0x58, Bits[6:5] $=2$ and Register 0x58, Bits[11:10] $=1$ forces the device to add the second and third pulses while subtracting the first and fourth pulses, which effectively cancels out the ambient light and electrical offsets and drift.


Figure 44. Example Timing Diagram of Four Pulse Float LED Mode Sequence
A comparison of float ambient mode vs. float LED mode is shown in Table 23 and Table 24.
Table 23. Float Ambient Mode-Measure Ambient Light Level

| Pulse | Float Time | Integrated Charge | Calculation | Result |
| :--- | :--- | :--- | :--- | :--- |
| 1 | Shorter | Offset, Ambient 1 (shorter time) | Subtract | Ambient Measurement = Ambient 2 - Ambient 1 (offset cancels) |
| 2 | Longer | Offset, Ambient 1 (shorter time) | Add |  |
| 3 | Not applicable | Not applicable | Not applicable |  |
| 4 | Not applicable | Not applicable | Not applicable |  |

Table 24. Float LED Mode-Measurement Synchronous Reflected Light from LED

| Pulse | Float Time | Integrated Charge | Calculation | Result |
| :--- | :--- | :--- | :--- | :--- |
| 1 | Equal | Offset + Ambient | Subtract | Sync LED response = reflected LED return (offset and ambient cancel) |
| 2 | Equal | Offset + Ambient + LED | Add |  |
| 3 | Equal | Offset + Ambient + LED | Add |  |
| 4 | Equal | Offset + Ambient | Subtract |  |

## Monitoring Ambient Light Levels in Float LED Mode

In real-world applications, it is common for the ambient light levels to change constantly. When using float LED mode, increasing amounts of ambient light can approach levels where a majority of the dynamic range available on the photodiode capacitance can be used by the ambient signal. For this reason, users must monitor the ambient light level to make configuration changes when necessary, such as for float time, TIA gain, and operating mode. There are two ways to monitor ambient light levels. One way is to use TIA ADC mode in the alternate time slot and to continuously monitor the ambient light level. The other way is to use a feature of the ADPD188BI where the ambient light level is automatically monitored in the background during float mode operation and is compared against a user-defined threshold. If the ambient light level exceeds this threshold by a user-defined number of times, a user readable flag is set by the device that can be output to a GPIO. Table 25 lists all the registers used to monitor the ambient light level while in float LED mode.

The user sets an ambient level threshold in the BG_THRESH_x bits, which is the threshold by which the ADC result of the subtract cycles in float LED mode are compared against. The subtract cycles in float LED mode are the positions in the pulse sequence in which the LED pulse is masked and is therefore the background level measurement. The ADC result is equal to the raw ADC output minus the contents of the ADC offset register (Register 0x18 to Register 0x1B and Register 0x1E to Register 0x21). In the BG_COUNT_x bits, the user sets a limit on the number of cycles that BG_THRESH_x is exceeded by the ADC result before the BG_STATUS bit is set for any particular channel. Every time the BG_THRESH_x value is exceeded by the ADC result during a subtract cycle, an internal counter increments. Each channel has a counter. When this counter count exceeds the limit set in the BG_COUNT_x bits, the BG_STATUS bit is set for the channel. The user can periodically monitor the BG_STATUS bit to check for asserted bits. Alternatively, a GPIOx pin can be asserted if a BG_STATUS flag is set. See Table 25 for the various logical combinations of BG_STATUS flags and interrupts that can be brought out on a GPIOx.

Table 25. Registers for Monitoring the Ambient Light Level in Float LED Mode

| Float Mode Register Name | Register |  | Description |
| :---: | :---: | :---: | :---: |
|  | Time Slot A | Time Slot B |  |
| BG_STATUS_x | 0x04, Bits[3:0] | 0x04, Bits[7:4] | Status of comparison between background light level and background threshold value (BG_THRESH_x). A 1 in any bit location means the threshold is crossed BG_COUNT_x. This register is cleared after it is read. <br> Bit 0: Time Slot A, Channel 1 exceeded threshold count. <br> Bit 1: Time Slot A, Channel 2 exceeded threshold count. <br> Bit 2: Time Slot A, Channel 3 exceeded threshold count. <br> Bit 3: Time Slot A, Channel 4 exceeded threshold count. <br> Bit 4: Time Slot B, Channel 1 exceeded threshold count. <br> Bit 5: Time Slot B, Channel 2 exceeded threshold count. <br> Bit 6: Time Slot B, Channel 3 exceeded threshold count. <br> Bit 7: Time Slot B, Channel 4 exceeded threshold count. |
| BG_THRESH_x | 0x16, Bits[13:0] | 0x1C[13:0] | The background threshold that is compared against the ADC result during the subtract cycles during float mode. If the ADC result exceeds the value in this register, BG_COUNT_x is incremented. |
| BG_COUNT_x | 0x16, Bits[15:14] | 0x1C[15:14] | This is the number of times the ADC value exceeds the BG_THRESH_x value during the float mode subtract cycles before the BG_STATUS_x bit is set. 0x0: never set BG_STATUS_x. <br> $0 \times 1$ : set when BG_THRESH_x is exceeded 1 time. <br> 0x02: set when BG_THRESH_x is exceeded 4 times. <br> $0 \times 03$ : set when BG_THRESH_x is exceeded 16 times. |
| GPIOO_ALT_CFG | 0x0B[4:0] | 0x0B[4:0] | GPIO0 asserts for the following conditions: 0x10: logical OR of BG_STATUS_x, Bits[3:0]. <br> $0 \times 1$ A: logical OR of BG_STATUS_x, Bits[7:4]. <br> $0 \times 1 \mathrm{~B}$ : logical OR of BG_STATUS_x, Bits[7:0]. <br> $0 \times 1 \mathrm{C}$ : logical OR of BG_STATUS_x, Bits[7:0] and INT. |
| GPIO1_ALT_CFG | 0x0B[12:8] | 0x0B[12:8] | GPIO1 asserts for the following conditions: <br> 0x10: logical OR of BG_STATUS_x, Bits[3:0]. <br> $0 \times 1$ A: logical OR of BG_STATUS_x, Bits[7:4]. <br> $0 \times 1 \mathrm{~B}$ : logical OR of BG_STATUS_x, Bits[7:0]. <br> $0 \times 1 \mathrm{C}$ : logical OR of BG_STATUS_x, Bits[7:0] and INT. |

## RECOMMENDED CONFIGURATION FOR SMOKE DETECTOR APPLICATION

This section is a guideline for AFE configuration for the ADPD188BI. This list of register settings does not include interrupt configuration, oscillator settings, or GPIO configurations. It is expected that the 32 kHz and 32 MHz oscillators are calibrated and the FIFO and interrupt settings are configured specific to the end application.

Table 26. Recommended Configuration

| Register Address | Setting | Description |
| :---: | :---: | :---: |
| 0x11 | 0x30A9 | Writes a 32 -bit sum to the FIFO for Time Slot A and Time Slot B |
| $0 \times 12$ | 0x0200 | 16 Hz sampling rate |
| $0 \times 14$ | 0x011D | Blue Slot A, IR Slot B, combine PDs |
| $0 \times 15$ | 0x0000 | No decimation |
| $0 \times 17$ | 0x0009 | Time Slot A chop mode, inverted, noninverted, noninverted, inverted (see the Improving SNR Using Integrator Chopping section for more information) |
| $0 \times 18$ | 0x0000 | No ADC offset |
| 0x19 | 0x3FFF | Unused channel |
| $0 \times 1 \mathrm{~A}$ | 0x3FFF | Unused channel |
| 0x1B | 0x3FFF | Unused channel |
| $0 \times 1 \mathrm{D}$ | 0x0009 | Time Slot B chop mode (inverted, noninverted, noninverted, inverted) |
| $0 \times 1 \mathrm{E}$ | 0x0000 | No ADC offset |
| 0x1F | 0x3FFF | Unused channel |
| 0x20 | 0x3FFF | Unused channel |
| $0 \times 21$ | 0x3FFF | Unused channel |
| $0 \times 22$ | 0x3539 | LED3 IR |
| $0 \times 23$ | 0x3536 | LED1 blue |
| $0 \times 24$ | 0x1530 | LED2 unused |
| 0x25 | 0x630C | Default LED drive trim |
| 0x30 | 0x0320 | $3 \mu \mathrm{~s}$ LED pulse |
| 0x31 | $0 \times 040 \mathrm{E}$ | Four pulses, $15 \mu \mathrm{~s}$ LED offset |
| 0x35 | 0x0320 | $3 \mu \mathrm{~s}$ LED pulse |
| $0 \times 36$ | 0x040E | Four pulses, $15 \mu \mathrm{~s}$ LED offset |
| 0x39 | 0x22F0 | Integrator timing |
| 0x3B | 0x22F0 | Integrator timing |
| 0x3C | 0x31C6 | Power down Channel 2, Channel 3, and Channel 4 |
| 0x42 | 0x1C34 | 200k TIA gain |
| $0 \times 43$ | 0xADA5 | Signal path configuration |
| 0x44 | 0x1C34 | 200k TIA gain |
| 0x45 | 0xADA5 | Signal path configuration |
| 0x58 | 0x0544 | Math for chop mode inverted, noninverted, noninverted, inverted LED |
| 0x54 | OxOAAO | PD reverse bias, approximately 250 mV |

## USING A SMOKE CHAMBER WITH THE ADPD188BI

The smoke chamber is specifically designed by Analog Devices, Inc. to be used with the ADPD188BI. The device number for the chamber is EVAL-CHAMBER and is ordered separately. It is recommended to use the EVAL-CHAMBER with smoke detector designs that require a smoke chamber. The smoke chamber design is engineered to minimize background response while controlling the environment around the ADPD188BI module by limiting dust accumulation and keeping out insects. A picture of the EVAL-CHAMBER mounted on the EVAL-ADPD188BIZ-S2 evaluation board is shown in Figure 45.


Figure 45. EVAL-CHAMBER Smoke Chamber
The ADPD188BI registers a finite, positive signal due to light scattering from the smoke chamber. Although the chamber is designed to minimize this positive signal, there is a nonzero response in the absence of smoke. When using a smoke chamber with the ADPD188BI, this background response must be accounted for to accurately measure the level of smoke particles present in the chamber.
The positive signal has a constant value over the time frame of a smoke event and can be measured at end of line testing so that the initial background response can be stored in the system nonvolatile memory (NVM). The background response is then monitored over time and recalibrated to account for long-term changes in the environment, such as dust and residue build up.
This background signal also validates the functionality of the ADPD188BI. The EVAL-CHAMBER is engineered so that the background response is small enough to allow the ADPD188BI to be used with the $200 \mathrm{k} \Omega$ TIA gain setting, which provides maximum gain to the smoke particle measurement with the highest possible SNR at the lowest power consumption.

## REGISTER DETAILS

Table 27 shows the power-on reset values.
Table 27. Numeric Register Listing


## ADPD188BI



| Hex. Addr. | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x4D | $\begin{array}{\|l} \text { CLK32M_- } \\ \text { ADJUST } \end{array}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0098 | R/W |
|  |  | [7:0] | CLK32M_ADJUST[7:0] |  |  |  |  |  |  |  |  |  |
| 0x4F | $\begin{aligned} & \text { EXT_SYNC_ } \\ & \text { SEL } \end{aligned}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x2090 | R/W |
|  |  | [7:0] | Reserved | GPIO1_OE | GPIO1_IE | Reserved | EXT_SYNC_SEL[1:0] |  | GPIOO_IE | Reserved |  |  |
| 0x50 | $\begin{aligned} & \text { CLK32M_ } \\ & \text { CAL_EN } \end{aligned}$ | [15:8] | Reserved |  |  |  |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] | Reserved | GPIO1_CTRL | $\begin{aligned} & \text { CLK32M_CAL_ } \\ & \text { EN } \end{aligned}$ | Reserved |  |  |  |  |  |  |
| 0x54 | $\begin{aligned} & \text { AFE_PWR_ } \\ & \text { CFG2 } \end{aligned}$ | [15:8] | Reserved |  | SLEEP_V_CATHODE[1:0] |  | SLOTB_V_CATHODE[1:0] |  | SLOTA_V_CATHODE[1:0] |  | 0x0AAO | R/W |
|  |  | [7:0] | REG54_ VCAT ENABLE | Reserved |  |  |  |  |  |  |  |  |
| 0x55 | $\begin{aligned} & \text { TIA_INDEP_ } \\ & \text { GAIN } \end{aligned}$ | [15:8] | Reserved |  |  |  | SLOTB_TIA_GAIN_4[1:0] |  | SLOTB_TIA_GAIN_3[1:0] |  | 0x0000 | R/W |
|  |  | [7:0] | SLOTB_TIA_GAIN_2[1:0] |  | SLOTA_TIA_GAIN_4[1:0] |  | SLOTA_TIA_GAIN_3[1:0] |  | SLOTA_TIA_GAIN_2[1:0] |  |  |  |
| 0x58 | MATH | [15:8] | Reserved |  |  |  | FLT_MATH34_B[1:0] |  | FLT_MATH34_A[1:0] |  | 0x0000 | R/W |
|  |  | [7:0] | $\begin{gathered} \hline \text { ENA_INT_- } \\ \text { AS_BUF } \end{gathered}$ | FLT_MATH12_B[1:0] |  | Reserved | Reserved | FLT_MATH12_A[1:0] |  | Reserved |  |  |
| 0x59 | $\begin{aligned} & \text { FLT_ }_{-} \\ & \text {CONFIG_B } \end{aligned}$ | [15:8] | Reserved |  | B[1:0] | FLT_PRECON_B[4:0] |  |  |  |  | 0x0808 | R/W |
|  |  | [7:0] | Reserved |  |  |  |  |  |  |  |  |  |
| 0x5A | $\begin{aligned} & \text { FLT__ } \\ & \text { LED_FIRE } \end{aligned}$ | [15:8] | FLT_LED_FIRE_B[3:0] |  |  |  | FLT_LED_FIRE_A[3:0] |  |  |  | 0x0010 | R/W |
|  |  | [7:0] | Reserved |  |  |  |  |  |  |  |  |  |
| 0x5E | $\begin{aligned} & \text { FLTT_} \\ & \text { CONFIG_A } \end{aligned}$ | [15:8] | Reserved |  | A[1:0] | FLT_PRECON_A[4:0] |  |  |  |  | 0x0808 | R/W |
|  |  | [7:0] | Reserved |  |  |  |  |  |  |  |  |  |
| 0x5F | $\begin{aligned} & \text { DATA_-_ } \\ & \text { ACCESS_CTL } \end{aligned}$ | [15:8] |  |  |  | Reserv |  |  |  |  | 0x0000 | R/W |
|  |  | [7:0] |  |  | Reserved |  |  | SLOTB_ DATA HOLD |  | $\begin{aligned} & \text { DIGITAL_ } \\ & \text { CLOCK_ } \\ & \text { ENA } \end{aligned}$ |  |  |
| 0x60 | FIFO_ ACCESS | [15:8] | FIFO_DATA[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | FIFO_DATA[7:0] |  |  |  |  |  |  |  |  |  |
| 0x64 | $\begin{aligned} & \text { SLOTA_PD1_ } \\ & \text { 16BIT } \end{aligned}$ | [15:8] | SLOTA_CH1_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH1_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x65 | $\begin{aligned} & \text { SLOTA_PD2_ } \\ & \text { 16BIT } \end{aligned}$ | [15:8] | SLOTA_CH2_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH2_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x66 | $\begin{aligned} & \text { SLOTA_PD3_ } \\ & \text { 16BIT } \end{aligned}$ | [15:8] | SLOTA_CH3_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH3_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| $0 \times 67$ | $\begin{aligned} & \text { SLOTA_PD4_ } \\ & \text { 16BIT } \end{aligned}$ | [15:8] | SLOTA_CH4_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH4_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x68 | $\begin{aligned} & \text { SLOTB_PD1_ } \\ & 16 \text { BIT } \end{aligned}$ | [15:8] | SLOTB_CH1_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH1_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x69 | $\begin{aligned} & \text { SLOTB_PD2_ } \\ & 16 \mathrm{BIT} \end{aligned}$ | [15:8] | SLOTB_CH2_16BIT[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SLOTB_CH2_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x6A | $\begin{aligned} & \text { SLOTB_PD3_ } \\ & 16 \mathrm{BIT} \end{aligned}$ | [15:8] | SLOTB_CH3_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH3_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x6B | $\begin{aligned} & \hline \text { SLOTB_- } \\ & \text { PD4_16BIT } \end{aligned}$ | [15:8] | SLOTB_CH4_16BIT[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH4_16BIT[7:0] |  |  |  |  |  |  |  |  |  |
| 0x70 | A_PD1_LOW | [15:8] | SLOTA_CH1_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH1_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x71 | A_PD2_LOW | [15:8] | SLOTA_CH2_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH2_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x72 | A_PD3_LOW | [15:8] | SLOTA_CH3_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH3_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x73 | A_PD4_LOW | [15:8] | SLOTA_CH4_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH4_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x74 | A_PD1_HIGH | [15:8] | SLOTA_CH1_HIGH[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTA_CH1_HIGH[7:0] |  |  |  |  |  |  |  |  |  |
| 0x75 | A_PD2_HIGH | [15:8] |  |  |  | SOTA_CH2_H | [15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SLOTA_CH2_ | [7:0] |  |  |  |  |  |
| 0x76 | A_PD3_HIGH | [15:8] |  |  |  | SLOTA_CH3_H | [15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SLOTA_CH3_ | [7:0] |  |  |  |  |  |
| 0x77 | A_PD4_HIGH | [15:8] |  |  |  | SOTA_CH4_H | [15:8] |  |  |  | 0x0000 | R |
|  |  | [7:0] |  |  |  | SLOTA_CH4_H | [7:0] |  |  |  |  |  |


| Hex. Addr. | Name | Bits | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Reset | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |  |  |
| 0x78 | B_PD1_LOW | [15:8] | SLOTB_CH1_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH1_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x79 | B_PD2_LOW | [15:8] | SLOTB_CH2_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH2_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x7A | B_PD3_LOW | [15:8] | SLOTB_CH3_LOW[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH3_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x7B | B_PD4_LOW | [15:8] | SLOTB_CH4_LOW[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SLOTB_CH4_LOW[7:0] |  |  |  |  |  |  |  |  |  |
| 0x7C | B_PD1_HIGH | [15:8] | SLOTB_CH1_HIGH[15:8] |  |  |  |  |  |  |  | $0 \times 0000$ | R |
|  |  | [7:0] | SLOTB_CH1_HIGH[7:0] |  |  |  |  |  |  |  |  |  |
| 0x7D | B_PD2_HIGH | [15:8] | SLOTB_CH2_HIGH[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH2_HIGH[7:0] |  |  |  |  |  |  |  |  |  |
| 0x7E | B_PD3_HIGH | [15:8] | SLOTB_CH3_HIGH[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH3_HIGH[7:0] |  |  |  |  |  |  |  |  |  |
| 0x7F | B_PD4_HIGH | [15:8] | SLOTB_CH4_HIGH[15:8] |  |  |  |  |  |  |  | 0x0000 | R |
|  |  | [7:0] | SLOTB_CH4_HIGH[7:0] |  |  |  |  |  |  |  |  |  |

## LED CONTROL REGISTERS

Table 28. LED Control Registers

| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x14 | [15:12] | 0x0 | R/W | Reserved | Reserved. Write 0x0 to these bits for proper operation. |
|  | [11:8] | 0x5 | R/W | SLOTB_PD_SEL | PDx (where PDx is either PD1 or PD2) connection selection for Time Slot B. See the Time Slot Switch section for detailed descriptions. |
|  | [7:4] | 0x4 | R/W | SLOTA_PD_SEL | PDx connection selection for Time Slot A. See the Time Slot Switch section for detailed descriptions. |
|  | [3:2] | 0x0 | R/W | SLOTB_LED_SEL | Time Slot B LED configuration. These bits determine which LED is associated with Time Slot B. <br> $0 \times 0$ : pulse PDx connection to AFE. Float mode and pulse connect mode enable. <br> $0 \times 1$ : LED1 pulses during Time Slot B. <br> $0 \times 2$ : LED2 pulses during Time Slot B. <br> $0 \times 3$ : LED3 pulses during Time Slot $B$. |
|  | [1:0] | 0x1 | R/W | SLOTA_LED_SEL | Time Slot A LED configuration. These bits determine which LED is associated with Time Slot A. <br> 0x0: pulse PDx connection to AFE. Float mode and pulse connect mode enable. <br> $0 \times 1$ : LED1 pulses during Time Slot A. <br> $0 \times 2$ : LED2 pulses during Time Slot $A$. <br> $0 \times 3$ : LED3 pulses during Time Slot A. |
| 0x22 | [15:14] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 13 | 0x1 | R/W | ILED3_SCALE | LED3 current scale factor. <br> 1: 100\% strength. <br> 0: $10 \%$ strength; sets the LED3 driver in low power mode. <br> LED3 current scale $=0.1+0.9 \times($ Register $0 \times 22$, Bit 13 $)$. |
|  | 12 | 0x1 | R/W | Reserved | Reserved. Write 0x1. |
|  | [11:7] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [6:4] | 0x0 | R/W | ILED3_SLEW | LED3 driver slew rate control. The slower the slew rate, the safer the performance in terms of reducing the risk of overvoltage of the LED driver. <br> $0 \times 0$ : the slowest slew rate. <br> 0x7: the fastest slew rate. |
|  | [3:0] | 0x0 | R/W | ILED3_COARSE | LED3 coarse current setting. Coarse current sink target value of LED3 in standard operation. <br> $0 \times 0$ : lowest coarse setting. <br> 0xF: highest coarse setting. $L E D 3_{P E A K}=L E D 3_{\text {COARSE }} \times L E D 3_{\text {FINE }} \times L E D 3_{\text {SCALE }}$ <br> where: <br> LED3 ${ }_{\text {peak }}$ is the LED3 peak target value (mA). <br> LED3 ${ }_{\text {COARSE }}=50.3+19.8 \times($ Register 0x22, Bits[3:0] $)$. <br> LED3 $_{\text {Fine }}=0.74+0.022 \times($ Register 0x25, Bits[15:11] $)$. <br> LED3scale $=0.1+0.9 \times$ (Register 0x22, Bit 13). |
| 0x23 | [15:14] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 13 | 0x1 | R/W | ILED1_SCALE | LED1 current scale factor. <br> 1: 100\% strength. <br> 0: $10 \%$ strength; sets the LED1 driver in low power mode. <br> LED1 Current Scale $=0.1+0.9 \times($ Register 0x23, Bit 13). |
|  | 12 | 0x1 | R/W | Reserved | Reserved. Write 0x1. |
|  | [11:7] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |


| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | [6:4] | 0x0 | R/W | ILED1_SLEW | LED1 driver slew rate control. The slower the slew rate, the safer the performance in terms of reducing the risk of overvoltage of the LED driver. <br> 0 : the slowest slew rate. <br> 7: the fastest slew rate. |
|  | [3:0] | 0x0 | R/W | ILED1_COARSE | LED1 coarse current setting. Coarse current sink target value of LED1 in standard operation. $0 \times 0$ : lowest coarse setting. <br> 0xF: highest coarse setting. $L E D 1_{\text {PEAK }}=L E D 1_{\text {COARSE }} \times L E D 1_{\text {FINE }} \times L E D 1_{\text {SCALE }}$ <br> where: <br> LED1 ${ }_{\text {PEAK }}$ is the LED1 peak target value (mA). <br> LED1 COARSE $=50.3+19.8 \times($ Register 0x23, Bits[3:0] $)$. <br> LED1 $_{\text {FINE }}=0.74+0.022 \times($ Register 0x25, Bits[4:0] $)$. <br> LED1 SCALE $=0.1+0.9 \times($ Register 0x23, Bit 13 $)$. |
| 0x24 | [15:14] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 13 | 0x1 | R/W | ILED2_SCALE | LED2 current scale factor. <br> 1: $100 \%$ strength. <br> $0: 10 \%$ strength; sets the LED2 driver in low power mode. <br> LED2 Current Scale $=0.1+0.9 \times($ Register $0 \times 24$, Bit 13 $)$ |
|  | 12 | 0x1 | R/W | Reserved | Reserved. Write 0x1. |
|  | [11:7] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [6:4] | 0x0 | R/W | ILED2_SLEW | LED2 driver slew rate control. The slower the slew rate, the safer the performance in terms of reducing the risk of overvoltage of the LED driver. <br> 0 : the slowest slew rate. <br> ... <br> 7: the fastest slew rate. |
|  | [3:0] | 0x0 | R/W | ILED2_COARSE | LED2 coarse current setting. Coarse current sink target value of LED2 in standard operation. <br> $0 \times 0$ : lowest coarse setting. <br> 0xF: highest coarse setting. $L E D 2_{\text {PEAK }}=L E D 2_{\text {COARSE }} \times \text { LED2 }_{\text {FINE }} \times L E D 2_{\text {SCALE }}$ <br> where: <br> LED2 ${ }_{\text {peak }}$ is the LED2 peak target value (mA). <br> LED2COARSE $=50.3+19.8 \times($ Register 0x24, Bits[3:0] $)$. <br> LED2 $_{\text {FINE }}=0.74+0.022 \times($ Register 0x25, Bits[10:6] $)$. <br> $L E D 2_{\text {SCALE }}=0.1+0.9 \times($ Register 0x24, Bit 13 $)$. |
| 0x25 | [15:11] | 0xC | R/W | ILED3_FINE | LED3 fine adjust. Current adjust multiplier for LED3. LED3 fine adjust $=0.74+0.022 \times($ Register 0x25, Bits[15:11]). See Register 0x22, Bits[3:0] for the full LED3 formula. |
|  | [10:6] | 0xC | R/W | ILED2_FINE | LED2 fine adjust. Current adjust multiplier for LED2. <br> LED2 fine adjust $=0.74+0.022 \times($ Register 0x25, Bits[10:6]). <br> See Register 0x24, Bits[3:0] for the full LED2 formula. |
|  | 5 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [4:0] | 0xC | R/W | ILED1_FINE | LED1 fine adjust. Current adjust multiplier for LED1. LED1 fine adjust $=0.74+0.022 \times($ Register $0 \times 25$, Bits[4:0] $)$. See Register 0x23, Bits[3:0] for the full LED1 formula. |
| 0x30 | [15:13] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [12:8] | 0x3 | R/W | SLOTA_LED_WIDTH | LED pulse width (in $1 \mu$ step) for Time Slot A. |
|  | [7:0] | 0x20 | R/W | SLOTA_LED_OFFSET | LED offset width (in $1 \mu \mathrm{~s}$ step) for Time Slot A. |


| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x31 | [15:8] | 0x08 | R/W | SLOTA_PULSES | LED Time Slot A pulse count. $n_{A}$ is the number of LED pulses in Time Slot A. |
|  | [7:0] | 0x18 | R/W | SLOTA_PERIOD | 8 LSBs of LED Time Slot A pulse period (in $1 \mu \mathrm{~s}$ step). |
| 0x34 | [15:10] | 0x00 | R/W | Reserved | Reserved. Write 0x0. |
|  | 9 | $0 \times 0$ | R/W | SLOTB_LED_DIS | Time Slot B LED disable. 1: disables the LED assigned to Time Slot B. Register 0x34 keeps the drivers active and prevents them from pulsing current to the LEDs. Disabling both LEDs via this register is often used to measure the dark level. <br> Use Register 0x11 to enable or disable the actual time slot usage and not only the LED. |
|  | 8 | 0x0 | R/W | SLOTA_LED_DIS | Time Slot A LED disable. <br> 1: disables the LED assigned to Time Slot A. <br> Use Register 0x11 instead to enable or disable the actual time slot usage and not only the LED. |
|  | [7:0] | 0x00 | R/W | Reserved | Reserved Write 0x00. |
| 0x35 | [15:13] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [12:8] | 0x3 |  | SLOTB_LED_WIDTH | LED pulse width (in $1 \mu \mathrm{~s}$ step) for Time Slot B. |
|  | [7:0] | 0x20 |  | SLOTB_LED_OFFSET | LED offset width (in $1 \mu \mathrm{~s}$ step) for Time Slot B. |
| 0x36 | [15:8] | 0x08 | R/W | SLOTB_PULSES | LED Time Slot B pulse count. $n_{B}$ is the number of LED pulses in Time Slot B. |
|  | [7:0] | 0x18 | R/W | SLOTB_PERIOD | 8 LSBs of LED Time Slot B pulse period (in $1 \mu \mathrm{step}$ ). |

## AFE CONFIGURATION REGISTERS

Table 29. AFE Global Configuration Registers

| Address | Data <br> Bit(s) | Default <br> Value | Access | Name | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |


| Address | $\begin{aligned} & \hline \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Bit 8: powers down Channel 2, Channel 3, and Channel 4 integrator op amp. |
|  | [2:0] | 0x6 | R/W | Reserved | Reserved. Write 0x6. |
| 0x54 | [15:14] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [13:12] | 0x0 | R/W | SLEEP_V_CATHODE | If Bit $7=1$; this setting is applied to the cathode voltage while the device is in sleep mode. <br> $0 \times 0$ : VDD. <br> $0 \times 1$ : AFE VREF during idle, $V_{D D}$ during sleep. <br> $0 \times 2$ : floating. <br> $0 \times 3: 0.0 \mathrm{~V}$. |
|  | [11:10] | 0x2 | R/W | SLOTB_V_CATHODE | If Bit $7=1$, this setting is applied to the cathode voltage while the device is in Time Slot B operation. The anode voltage is determined by Register $0 \times 44$, Bits[5:4]. <br> $0 \times 0$ : $\mathrm{VDD}(1.8 \mathrm{~V})$. <br> $0 \times 1$ : equal to $P D$ anode voltage. <br> 0x2: sets a reverse PD bias of $\sim 250 \mathrm{mV}$ (recommended setting). <br> $0 \times 3: 0.0 \mathrm{~V}$ (this forward biases a diode at the input). |
|  | [9:8] | 0x2 | R/W | SLOTA_V_CATHODE | If Bit $7=1$, this setting is applied to the cathode voltage while the device is in Time Slot A operation. The anode voltage is determined by Register $0 \times 42$, Bits[5:4]. $0 x 0: V_{D D}(1.8 \mathrm{~V})$ <br> $0 \times 1$ : equal to PD anode voltage. <br> $0 \times 2$ : sets a reverse PD bias of $\sim 250 \mathrm{mV}$ (recommended setting). <br> $0 \times 3: 0 \mathrm{~V}$ (this forward biases a diode at the input). |
|  | 7 | 0x1 | R/W | REG54_VCAT_ENABLE | 0 : uses the cathode voltage settings defined by Register $0 \times 3 C$, Bit 9. <br> 1: overrides Register 0x3C, Bit 9 with cathode settings defined by Register 0x54, Bits[13:8]. |
|  | [6:0] | 0x20 | R/W | Reserved | Reserved. Write 0x20. |
| 0x55 | [15:12] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [11:10] | 0x0 | R/W | SLOTB_TIA_GAIN_4 | TIA gain for Time Slot B, Channel 4 when Register 0x44, Bit $6=1$. <br> 0: $200 \mathrm{k} \Omega$. <br> 1: $100 \mathrm{k} \Omega$. <br> 2: $50 \mathrm{k} \Omega$. <br> 3: $25 \mathrm{k} \Omega$. |
|  | [9:8] | 0x0 | R/W | SLOTB_TIA_GAIN_3 | TIA gain for Time Slot B, Channel 3 when Register 0x44, Bit $6=1$. $0: 200 \mathrm{k} \Omega$ $1: 100 \mathrm{k} \Omega .$ $\text { 2: } 50 \mathrm{k} \Omega .$ $3: 25 \mathrm{k} \Omega .$ |
|  | [7:6] | 0x0 | R/W | SLOTB_TIA_GAIN_2 | TIA gain for Time Slot B, Channel 2 when Register 0x44, Bit $6=1$. $0: 200 \mathrm{k} \Omega$ $\text { 1: } 100 \mathrm{k} \Omega .$ $\text { 2: } 50 \mathrm{k} \Omega .$ $\text { 3: } 25 \mathrm{k} \Omega .$ |

ADPD188BI

| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | [5:4] | 0x0 | R/W | SLOTA_TIA_GAIN_4 | TIA gain for Time Slot A, Channel 4 when Register 0x42, Bit $6=1$. $0: 200 \mathrm{k} \Omega$ <br> 1: $100 \mathrm{k} \Omega$. <br> 2: $50 \mathrm{k} \Omega$. <br> $3: 25 \mathrm{k} \Omega$. |
|  | [3:2] | $0 \times 0$ | R/W | SLOTA_TIA_GAIN_3 | TIA gain for Time Slot A, Channel 3 when Register 0x42, Bit $6=1$. $0: 200 \mathrm{k} \Omega$ $1: 100 \mathrm{k} \Omega .$ $\text { 2: } 50 \mathrm{k} \Omega .$ $3: 25 \mathrm{k} \Omega .$ |
|  | [1:0] | 0x0 | R/W | SLOTA_TIA_GAIN_2 | TIA gain for Time Slot A, Channel 2 when Register 0x42, Bit $6=1$. $0: 200 \mathrm{k} \Omega$ <br> 1: $100 \mathrm{k} \Omega$. <br> 2: $50 \mathrm{k} \Omega$. <br> 3: $25 \mathrm{k} \Omega$. |

Table 30. AFE Configuration Registers, Time Slot A

| Address | Data <br> Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x17 | [15:4] | 0x000 | R/W | Reserved | Reserved. Write 0x000. |
|  | [3:0] | 0x0 | R/W | INTEG_ORDER_A | Integration sequence order for Time Slot A. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats. <br> 0 : normal integration sequence. <br> 1: reversed integration sequence. |
| 0x39 | [15:11] | 0x4 | R/W | SLOTA_AFE_WIDTH | AFE integration window width (in $1 \mu$ s step) for Time Slot A. |
|  | [10:0] | 0x2FC | R/W | SLOTA_AFE_OFFSET | AFE integration window offset for Time Slot A in 31.25 ns steps. |
| 0x42 | [15:10] | 0x07 | R/W | SLOTA_AFE_MODE | Set to 0x07. |
|  | 9 | 0x0 | R/W | SLOTA_BUF_GAIN | 0 : integrator as buffer gain $=1$. <br> 1 : integrator as buffer gain $=0.7$. |
|  | 8 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 7 | 0x0 | R/W | SLOTA_INT_AS_BUF | 0 : normal integrator configuration. <br> 1: converts integrator to buffer amplifier (used in TIA ADC mode only). |
|  | 6 | 0x0 | R/W | SLOTA_TIA_IND_EN | Enables Time Slot A TIA gain individual settings. When it is enabled, the Channel 1 TIA gain is set via Register 0x42, Bits[1:0], and the Channel 2 through Channel 4 TIA gain is set via Register 0x55, Bits[5:0]. <br> 0 : disables TIA gain individual setting. <br> 1: enables TIA gain individual setting. |
|  | [5:4] | 0x3 | R/W | SLOTA_TIA_VREF | Sets the $\mathrm{V}_{\text {REF }}$ of the TIA for Time Slot A. $0: 1.14 \mathrm{~V} .$ <br> 1:1.01 V. <br> 2: 0.90 V . <br> 3: 1.27 V (default recommended). |
|  | [3:2] | 0x2 | R/W | Reserved | Reserved. Write 0x1. |


| Address | $\begin{aligned} & \hline \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | [1:0] | 0x0 | R/W | SLOTA_TIA_GAIN | Transimpedance amplifier gain for Time Slot A. When SLOTA_TIA_IND_EN is enabled, this value is for Time Slot B, Channel 1 TIA gain. When SLOTA_TIA_IND_EN is disabled, it applies to all four Time Slot A channel TIA gain settings. $\begin{aligned} & \text { 0: } 200 \mathrm{k} \Omega . \\ & \text { 1: } 100 \mathrm{k} \Omega . \\ & \text { 2: } 50 \mathrm{k} \Omega . \\ & \text { 3: } 25 \mathrm{k} \Omega . \end{aligned}$ |
| 0x43 | [15:0] | 0xADA5 | R/W | SLOTA_AFE_CFG | AFE connection in Time Slot A. <br> 0xADA5: analog full path mode (signal path includes TIA, BPF, integrator, and ADC). <br> 0xAE65: TIA ADC mode (must set Register 0x42, Bit $7=1$ and Register 0x58, Bit $7=1$ ). <br> $0 \times B 065$ : TIA ADC mode (if Register 0x42, Bit $7=0$ ). <br> Others: reserved. |

Table 31. AFE Configuration Registers, Time Slot B

| Address | $\begin{aligned} & \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1D | [15:4] | 0x000 | R/W | Reserved | Reserved. Write 0x000. |
|  | [3:0] | 0x0 | R/W | INTEG_ORDER_B | Integration sequence order for Time Slot B. Each bit corresponds to the polarity of the integration sequence of a single pulse in a four pulse sequence. Bit 0 controls the integration sequence of Pulse 1, Bit 1 controls Pulse 2, Bit 2 controls Pulse 3, and Bit 3 controls Pulse 4. After four pulses, the sequence repeats. <br> 0 : normal integration sequence. <br> 1: reversed integration sequence. |
| 0x3B | [15:11] | 0x04 | R/W | SLOTB_AFE_WIDTH | AFE integration window width (in $1 \mu \mathrm{~s}$ step) for Time Slot B. |
|  | [10:0] | 0x17 | R/W | SLOTB_AFE_OFFSET | AFE integration window offset for Time Slot B in 31.25 ns steps. |
| 0x44 | [15:10] | $0 \times 07$ | R/W | SLOTB_AFE_MODE | Set to 0x07. |
|  | 9 | 0x0 | R/W | SLOTB_BUF_GAIN | 0 : integrator as buffer gain $=1$. <br> 1 : integrator as buffer gain $=0.7$. |
|  | 8 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 7 | 0x0 | R/W | SLOTB_INT_AS_BUF | 0 : normal integrator configuration. <br> 1: converts integrator to buffer amplifier (used in TIA ADC mode only). |
|  | 6 | 0x0 | R/W | SLOTB_TIA_IND_EN | Enables Time Slot B TIA gain individual settings. When it is enabled, the Channel 1 TIA gain is set via Register 0x44, Bits[1:0], and the Channel 2 through Channel 4 TIA gain is set via Register $0 \times 55$, Bits[11:6]. <br> 0 : disables TIA gain individual setting. <br> 1: enables TIA gain individual setting. |
|  | [5:4] | 0x3 | R/W | SLOTB_TIA_VREF | Sets the VREF of the TIA for Time Slot B. $0: 1.14 \mathrm{~V}$ <br> 1: 1.01 V . $\text { 2: } 0.90 \mathrm{~V}$ <br> 3: 1.27 V (default recommended). |
|  | [3:2] | 0x2 | R/W | Reserved | Reserved. Write 0x1. |
|  | [1:0] | 0x0 | R/W | SLOTB_TIA_GAIN | Transimpedance amplifier gain for Time Slot B. When SLOTB_TIA_ IND_EN is enabled, this value is for Time Slot $B$, Channel 1 TIA gain. When SLOTB_TIA_IND_EN is disabled, this applies to all four Time Slot B channel TIA gain settings. $\begin{aligned} & 0: 200 \mathrm{k} \Omega . \\ & 1: 100 \mathrm{k} \Omega . \end{aligned}$ |


| Address | Data <br> Bit(s) | Default <br> Value | Access | Name | Description |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  | $2: 50 \mathrm{k} \Omega$. |
|  |  |  |  |  | $3: 25 \mathrm{k} \Omega$. |

## FLOAT MODE REGISTERS

Table 32. Float Mode Registers

| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x04 | [15:8] | 0x0 | R | Reserved | Not applicable. |
|  | [7:4] | 0x0 | R | BG_STATUS_B | Status of comparison between background light level and background threshold value for Time Slot B (BG_THRESH_B). A 1 in any bit location means the threshold has been crossed BG_ COUNT_B number of times. This register is cleared after it is read. <br> Bit 4: Time Slot B, Channel 1 exceeded threshold count. <br> Bit 5: Time Slot B, Channel 2 exceeded threshold count. <br> Bit 6: Time Slot B, Channel 3 exceeded threshold count. <br> Bit 7: Time Slot B, Channel 4 exceeded threshold count. |
|  | [3:0] | 0x0 | R | BG_STATUS_A | Status of comparison between background light level and background threshold value for Time Slot A (BG_THRESH_A). A 1 in any bit location means the threshold has been crossed BG_COUNT_A number of times. This register is cleared after it is read. Bit 0: Time Slot A, Channel 1 exceeded threshold count. <br> Bit 1:Time Slot A, Channel 2 exceeded threshold count. <br> Bit 2: Time Slot A, Channel 3 exceeded threshold count. <br> Bit 3: Time Slot A, Channel 4 exceeded threshold count. |
| 0x16 | [15:14] | 0x0 | R/W | BG_COUNT_A | For Time Slot $A$, this is the number of times the ADC value exceeds the BG_THRESH_A value during the float mode subtract cycles before the BG_STATUS_A bit is set. <br> 0 : never sets BG_STATUS_A. <br> 1: sets when BG_THRESH_A is exceeded 1 time. <br> 2: sets when BG_THRESH_A is exceeded 4 times. <br> 3: sets when BG_THRESH_A is exceeded 16 times. |
|  | [13:0] | 0x3000 | R/W | BG_THRESH_A | The background threshold for Time Slot A that is compared against the ADC result during the subtract cycles during float mode. If the ADC result exceeds the value in this register, BG_COUNT_A is incremented. |
| 0x1C | [15:14] | 0x0 | R/W | BG_COUNT_B | For Time Slot $B$, this is the number of times the ADC value exceeds the BG_THRESH_B value during the float mode subtract cycles before the BG_STATUS_B bit is set. <br> 0 : never sets BG_STATUS_B. <br> 1: sets when BG_THRESH_B is exceeded 1 time. <br> 2: sets when $B G$ _THRESH_ $B$ is exceeded 4 times. <br> 3: sets when BG_THRESH_B is exceeded 16 times. |
|  | [13:0] | 0x3000 | R/W | BG_THRESH_B | The background threshold for Time Slot $B$ that is compared against the ADC result during the subtract cycles during float mode. If the ADC result exceeds the value in this register, BG_COUNT_B is incremented. |


| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x3E | [15:14] | 0x0 | R/W | FLT_LED_SELECT_A | Time Slot A LED selection for float LED mode. 0 : no LED selected. <br> 1:LED1. <br> 2: LED2. <br> 3:LED3. |
|  | 13 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [12:8] | 0x03 | R/W | FLT_LED_WIDTH_A | Time Slot A LED pulse width for LED float mode in $1 \mu \mathrm{~s}$ steps. |
|  | [7:0] | 0x20 | R/W | FLT_LED_OFFSET_A | Time to first LED pulse in float mode for Time Slot A. |
| 0x3F | [15:14] | 0x0 | R/W | FLT_LED_SELECT_B | Time Slot B LED selection for float LED mode. 0 : no LED selected. <br> 1:LED1. <br> 2:LED2. <br> 3:LED3. |
|  | 13 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [12:8] | 0x03 | R/W | FLT_LED_WIDTH_B | Time Slot B LED pulse width for LED float mode in $1 \mu \mathrm{~s}$ steps. |
|  | [7:0] | 0x20 | R/W | FLT_LED_OFFSET_B | Time to first LED pulse in float mode for Time Slot A. |
| 0x58 | [15:12] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [11:10] | 0x0 | R/W | FLT_MATH34_B | Time Slot B control for adding and subtracting Sample 3 and Sample 4 in a four pulse sequence (or any multiple of four pulses, for example, Sample 15 and Sample 16 in a 16 pulse sequence). 00: adds third pulse and fourth pulse. <br> 01: adds third pulse and subtracts fourth pulse. <br> 10: subtracts third pulse and adds fourth pulse. <br> 11: subtracts third pulse and fourth pulse. |
|  | [9:8] | 0x0 | R/W | FLT_MATH34_A | Time Slot A control for adding and subtracting Sample 3 and Sample 4 in a four pulse sequence (or any multiple of four pulses, for example, Sample 15 and Sample 16 in a 16 pulse sequence). 00: adds third pulse and fourth pulse. <br> 01: adds third pulse and subtracts fourth pulse. <br> 10: subtracts third pulse and adds fourth pulse. <br> 11: subtracts third pulse and fourth pulse. |
|  | 7 | 0x0 | R/W | ENA_INT_AS_BUF | Set to 1 to enable the configuration of the integrator as a buffer in TIA ADC mode. |
|  | [6:5] | 0x0 | R/W | FLT_MATH12_B | Time Slot B control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence). 00: adds first pulse and second pulse. <br> 01: adds first pulse and subtracts second pulse. 10: subtracts first pulse and adds second pulse. 11: subtracts first pulse and second pulse. |
|  | [4:3] | 0x0 | R/W | Reserved | Write 0x0. |
|  | [2:1] | 0x0 | R/W | FLT_MATH12_A | Time Slot A control for adding and subtracting Sample 1 and Sample 2 in a four pulse sequence (or any multiple of four pulses, for example, Sample 13 and Sample 14 in a 16 pulse sequence). 00 : adds first and second. <br> 01: adds first pulse and subtracts second pulse. <br> 10: subtracts first pulse and adds second pulse. <br> 11: subtracts first pulse and second pulse. |
|  | 0 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |


| Address | Data <br> Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x59 | 15 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [14:13] | 0x0 | R/W | FLT_EN_B | 0: default setting, float disabled for Time Slot B. <br> 1: reserved. <br> 2: reserved. <br> 3: enables float mode. |
|  | [12:8] | 0x08 | R/W | FLT_PRECON_B | Float mode preconditioning time for Time Slot B. Time to start of first float time, which is typically $16 \mu \mathrm{~s}$. |
|  | [7:0] | 0x08 | R/W | Reserved | Reserved. Write 0x08. |
| 0x5A | [15:12] | 0x0 | R/W | FLT_LED_FIRE_B | In any given sequence of four pulses, fire the LED in the selected position by writing a zero into that pulse position. Mask the LED pulse (that is, do not fire LED) by writing a 1 into that position. In a sequence of four pulses on Time Slot B, Register 0x5A, Bit 12 is the first pulse, Bit 13 is the second pulse, Bit 14 is the third pulse, and Bit 15 is the fourth pulse. |
|  | [11:8] | 0x0 | R/W | FLT_LED_FIRE_A | In any given sequence of four pulses, fire the LED in the selected position by writing a zero into that pulse position. Mask the LED pulse (that is, do not fire LED) by writing a 1 into that position. In a sequence of four pulses on Time Slot A, Register 0x5A, Bit 8, is the first pulse, Bit 9 is the second pulse, Bit 10 is the third pulse, and Bit 11 is the fourth pulse. |
|  | [7:0] | 0x10 | R/W | Reserved | Reserved. Write 0x10. |
| 0x5E | 15 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [14:13] | 0x0 | R/W | FLT_EN_A | 0 : default setting, float disabled for Time Slot A. <br> 1: reserved <br> 2: reserved <br> 3: enables float mode in Time Slot A. |
|  | [12:8] | 0x08 | R/W | FLT_PRECON_A | Float mode preconditioning time for Time Slot A. Time to start of first float time, which is typically $16 \mu \mathrm{~s}$. |
|  | [7:0] | 0x08 | R/W | Reserved | Reserved. Write 0x08. |

## SYSTEM REGISTERS

Table 33. System Registers

| Address | $\begin{aligned} & \hline \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | [15:8] | 0x00 | R/W | FIFO_SAMPLES | FIFO status. Number of available bytes to be read from the FIFO. When comparing this to the FIFO length threshold (Register 0x06, Bits[13:8]), note that the FIFO status value is in bytes and that the FIFO length threshold is in words where one word = two bytes. Write 1 to Bit 15 to clear the contents of the FIFO. |
|  | 7 | 0x0 | R/W | Reserved | Reserved. Write 0x1 to clear this bit to $0 \times 0$. |
|  | 6 | 0x0 | R/W | SLOTB_INT | Time Slot B interrupt. Describes the type of interrupt event. A 1 indicates an interrupt of a particular event type has occurred. Write a 1 to clear the corresponding interrupt. After clearing, the register goes to 0 . Writing a 0 to this register has no effect. |
|  | 5 | 0x0 | R/W | SLOTA_INT | Time Slot A interrupt. Describes the type of interrupt event. A 1 indicates an interrupt of a particular event type has occurred. Write a 1 to clear the corresponding interrupt. After clearing, the register goes to 0 . Writing a 0 to this register has no effect. |
|  | [4:0] | 0x00 | R/W | Reserved | Reserved. Write 0x1F to clear these bits to 0x00. |
| 0x01 | [15:9] | 0x00 | R/W | Reserved | Reserved. Write 0x00. |
|  | 8 | 0x1 | R/W | FIFO_INT_MASK | Sends an interrupt when the FIFO data length exceeds the FIFO length threshold in Register 0x06, Bits[13:8]. A 0 enables the interrupt. |


| Address | $\begin{array}{\|l} \hline \text { Data } \\ \text { Bit(s) } \\ \hline \end{array}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 | 0x1 | R/W | Reserved | Reserved. Write 0x1. |
|  | 6 | 0x1 | R/W | SLOTB_INT_MASK | Sends an interrupt on the Time Slot B sample. Write a 1 to disable the interrupt. Write a 0 to enable the interrupt. |
|  | 5 | 0x1 | R/W | SLOTA_INT_MASK | Sends an interrupt on the Time Slot A sample. Write a 1 to disable the interrupt. Write a 0 to enable the interrupt. |
|  | [4:0] | 0x1F | R/W | Reserved | Reserved. Write 0x1F. |
| 0x02 | [15:10] | 0x00 | R/W | Reserved | Reserved. Write 0x00. |
|  | 9 | 0x0 | R/W | GPIO1_DRV | GPIO1 drive. <br> 0 : the GPIO1 pin is always driven. <br> 1: the GPIO1 pin is driven when the interrupt is asserted; otherwise, it is left floating and requires a pull-up or pull-down resistor, depending on polarity (operates as open drain). Use this setting if multiple devices must share the GPIO1 pin. |
|  | 8 | 0x0 | R/W | GPIO1_POL | GPIO1 polarity. <br> 0 : the GPIO1 pin is active high. <br> 1: the GPIO1 pin is active low. |
|  | [7:3] | 0x00 | R/W | Reserved | Reserved. Write 0x00. |
|  | 2 | 0x0 | R/W | GPIO0_ENA | GPIOO pin enable. <br> 0: disables the GPIOO pin. The GPIOO pin floats, regardless of interrupt status. The Status register (Address $0 \times 00$ ) remains active. 1: enables the GPIOO pin. |
|  | 1 | 0x0 | R/W | GPIOO_DRV | GPIOO drive. <br> 0 : the GPIOO pin is always driven. <br> 1: the GPIOO pin is driven when the interrupt is asserted; otherwise, it is left floating and requires a pull-up or pull-down resistor, depending on polarity (operates as open drain). Use this setting if multiple devices must share the GPIOO pin. |
|  | 0 | 0x0 | R/W | GPIOO_POL | GPIOO polarity. <br> 0 : the GPIOO pin is active high. <br> 1: the GPIOO pin is active low. |
| 0x06 | [15:14] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [13:8] | 0x00 | R/W | FIFO_THRESH | FIFO length threshold. An interrupt is generated when the number of data-words in the FIFO exceeds the value in the FIFO_THRESH register. The interrupt pin automatically deasserts when the number of data-words available in the FIFO no longer exceeds the value in FIFO_THRESH. |
|  | [7:0] | 0x00 | R/W | Reserved | Reserved. Write 0x00. |
| 0x08 | [15:8] | 0x09 | R | REV_NUM | Revision number. |
|  | [7:0] | 0x16 | R | DEV_ID | Device ID. |
| 0x09 | [15:8] | 0x00 | W | ADDRESS_WRITE_KEY | Write 0xAD when writing to SLAVE_ADDRESS. Otherwise, do not access. |
|  | [7:1] | 0x64 | R/W | SLAVE_ADDRESS | $1^{2} \mathrm{C}$ slave address. |
|  | 0 | 0x0 | R | Reserved | Do not access. |
| 0x0A | [15:12] | 0x0 | R | Reserved | Reserved. Write 0x0. |
|  | [11:0] | 0x000 | R | CLK_RATIO | When the CLK32M_CAL_EN bit (Register 0x50, Bit 5) is set, the device calculates the number of 32 MHz clock cycles in two cycles of the 32 kHz clock. The result, nominally 2000 ( $0 \times 07 \mathrm{DO}$ ), is stored in the CLK_RATIO bits. |
| 0x0B | [15:13] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [12:8] | 0x00 | R/W | GPIO1_ALT_CFG | Alternate configuration for the GPIO1 pin. <br> $0 \times 00$ : GPIO1 is backward compatible to the ADPD103 PDSO pin functionality. <br> 0x01: interrupt function provided on GPIO1, as defined in Register 0x01. <br> $0 \times 02$ : asserts at the start of the first time slot and deasserts at end of last time slot. |


| Address | Data Bit(s) | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 0x05: Time Slot A pulse output. <br> 0x06: Time Slot B pulse output. <br> $0 \times 07$ : pulse output of both time slots. <br> $0 \times 0 \mathrm{C}$ : output data cycle occurred for Time Slot A. <br> 0x0D: output data cycle occurred for Time Slot B. <br> 0xOE: output data cycle occurred. <br> $0 \times 0 F$ : toggles on every sample, which provides a signal at half the sampling rate. <br> $0 \times 10$ : output $=0$. <br> $0 \times 11$ : output $=1$. <br> $0 \times 13$ : 32 kHz oscillator output. <br> Remaining settings are not supported. |
|  | [7:5] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [4:0] | 0x00 | R/W | GPIOO_ALT_CFG | Alternate configuration for the GPIOO pin. <br> $0 \times 0$ : GPIO0 is backward compatible to the ADPD103 INT pin functionality. <br> 0x1: interrupt function provided on GPIO0, as defined in Register 0x01. <br> $0 \times 2$ : asserts at the start of the first time slot and deasserts at end of last time slot. <br> $0 \times 5$ : Time Slot A pulse output. <br> 0x6: Time Slot B pulse output. <br> 0x7: pulse output of both time slots. <br> 0xC: output data cycle occurred for Time Slot A. <br> 0xD: output data cycle occurred for Time Slot B. <br> 0xE: output data cycle occurred. <br> 0xF: toggles on every sample, which provides a signal at half the sampling rate. <br> $0 \times 10$ : output $=0$. <br> $0 \times 11$ : output $=1$. <br> $0 \times 13$ : 32 kHz oscillator output. <br> Remaining settings are not supported. |
| 0x0D | [15:0] | 0x0000 | R/W | SLAVE_ADDRESS_KEY | Enables changing the $I^{2} \mathrm{C}$ address using Register 0x09. <br> 0x04AD: always enables address change. <br> $0 \times 44 \mathrm{AD}$ : enables address change if GPIOO is high. <br> $0 \times 84 \mathrm{AD}$ : enables address change if GPIO1 is high. <br> $0 \times$ C4AD: enables address change if both GPIOO and GPIO1 are high. |
| 0x0F | [15:1] | 0x0000 | R | Reserved | Reserved. Write 0x0000. |
|  | 0 | 0x0 | R/W | SW_RESET | Software reset. Write $0 \times 1$ to reset the device. This bit clears itself after a reset. For $\mathrm{I}^{2} \mathrm{C}$ communications, this command returns an ACK and the device subsequently returns to standby mode with all registers reset to the default state. |
| 0x10 | [15:2] | 0x0000 | R/W | Reserved | Reserved. Write 0x000. |
|  | [1:0] | 0x0 | R/W | Mode | Determines the operating mode of the device. $0 \times 0$ : standby. <br> 0x1: program. <br> 0x2: normal operation. |
| 0x11 | [15:14] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 13 | 0x0 | R/W | RDOUT_MODE | Readback data mode for extended data registers. $0 \times 0$ : block sum of N samples. <br> $0 \times 1$ : block average of N samples. |
|  | 12 | 0x1 | R/W | FIFO_OVRN_PREVENT | 0x0: wrap around FIFO, overwriting old data with new. $0 \times 1$ : new data if FIFO is not full (recommended setting). |


| Address | $\begin{aligned} & \hline \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | [11:9] | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [8:6] | $0 \times 0$ | R/W | SLOTB_FIFO_MODE | Time Slot B FIFO data format. <br> 0 : no data to FIFO. <br> 1: 16-bit sum of all four channels. <br> 2: 32-bit sum of all four channels. <br> 4: four channels of 16 -bit sample data for Time Slot B. <br> 6: four channels of 32 -bit extended sample data for Time Slot B. <br> Others: reserved. <br> The selected Time Slot B data is saved in the FIFO. Available only if Time Slot A has the same averaging factor, N (Register 0x15, Bits[10:8] $=$ Bits[6:4]), or if Time Slot A is not saving data to the FIFO (Register 0x11, Bits[4:2] = 0). |
|  | 5 | 0x0 | R/W | SLOTB_EN | Time Slot B enable. 1: enables Time Slot B. |
|  | [4:2] | 0x0 | R/W | SLOTA_FIFO_MODE | Time Slot A FIFO data format. |
|  |  |  |  |  | 0 : no data to FIFO. <br> 1: 16-bit sum of all four channels. <br> 2: 32-bit sum of all four channels. <br> 4: four channels of 16 -bit sample data for Time Slot A. <br> 6: four channels of 32-bit extended sample data for Time Slot A. <br> Others: reserved. |
|  | 1 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | 0 | 0x0 | R/W | SLOTA_EN | Time Slot A enable. 1: enables Time Slot A. |
| 0x38 | [15:0] | $0 \times 0000$ | R/W | EXT_SYNC_STARTUP | Write 0x4000 when EXT_SYNC_SEL is 01 or 10.0 Otherwise, write 0x0. |
| 0x4B | [15:9] | 0x13 | R/W | Reserved | Reserved. Write 0x26. |
|  | 8 | $0 \times 0$ | R/W | CLK32K_BYP | Bypass internal 32 kHz oscillator. <br> 0x0: normal operation. <br> $0 \times 1$ : provides external clock on the GPIO1 pin. The user must set Register 0x4F, Bits[6:5] = 01 to enable the GPIO1 pin as an input. |
|  | 7 | $0 \times 0$ | R/W | CLK32K_EN | Sample clock power-up. Enables the data sample clock. 0x0: clock disabled. <br> 0x1: normal operation. |
|  | 6 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
|  | [5:0] | 0x12 | R/W | CLK32K_ADJUST | Data sampling ( 32 kHz ) clock frequency adjust. This register calibrates the sample frequency of the device to achieve high precision on the data rate as defined in Register 0x12. Adjusts the sample master 32 kHz clock by 0.6 kHz per LSB. For a 100 Hz sample rate as defined in Register 0x12, 1 LSB of Register 0x4B, Bits[5:0], is 1.9 Hz . <br> Note that a larger value produces a lower frequency. See the Clocks and Timing Calibration section for more information regarding clock adjustment. <br> 00 0000: maximum frequency. <br> 10 0010: typical center frequency. <br> 11 1111: minimum frequency. |
| 0x4D | [15:8] | $0 \times 00$ | R/W | Reserved | Reserved. Write 0x00. |
|  | [7:0] | 0x98 | R/W | CLK32M_ADJUST | Internal timing ( 32 MHz ) clock frequency adjust. This register calibrates the internal clock of the device to achieve precisely timed LED pulses. Adjusts the 32 MHz clock by 109 kHz per LSB. See the Clocks and Timing Calibration section for more information regarding clock adjustment. |


| Address | $\begin{aligned} & \hline \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 0000 0000: minimum frequency. 1001 1000: default frequency. <br> 1111 1111: maximum frequency. |
| 0x4F | [15:8] | 0x20 | R/W | Reserved | Reserved. Write 0x20. |
|  | 7 | 0x1 | R/W | Reserved | Reserved. Write 0x1. |
|  | 6 | 0x0 | R/W | GPIO1_OE | GPIO1 pin output enable. |
|  | 5 | 0x0 | R/W | GPIO1_IE | GPIO1 pin input enable. |
|  | 4 | 0x1 | R/W | Reserved | Reserved. Write 0x1. |
|  | [3:2] | 0x0 | R/W | EXT_SYNC_SEL | Sample sync select. <br> 00: uses the internal 32 kHz clock with the FSAMPLE register to select sample timings. <br> 01: uses the GPIOO pin to trigger sample cycle. <br> 10: uses the GPIO1 pin to trigger sample cycle. <br> 11: reserved. |
|  | 1 | 0x0 | R/W | GPIOO_IE | GPIO0 pin input enable. |
|  | 0 | 0x0 | R/W | Reserved | Reserved. Write 0x0. |
| 0x50 | [15:7] | 0x000 | R/W | Reserved | Reserved. Write 0x000. |
|  | 6 | 0x0 | R/W | GPIO1_CTRL | Controls the GPIO1 output when the GPIO1 output is enabled by setting GPIO1_OE to 0x1. <br> $0 \times 0$ : GPIO1 output driven low. <br> 0x1: GPIO1 output driven by the AFE power-down signal. |
|  | 5 | 0x0 | R/W | CLK32M_CAL_EN | As part of the 32 MHz clock calibration routine, write 1 to begin the clock ratio calculation. Read the result of this calculation from the CLK_RATIO bits in Register 0x0A. <br> Reset this bit to 0 prior to reinitiating the calculation. |
|  | [4:0] | 0x00 | R/W | Reserved | Reserved. Write 0x0. |
| 0x5F | [15:3] | 0x0000 | R/W | Reserved | Reserved. Write 0x0000. |
|  | 2 | 0x0 | R/W | SLOTB_DATA_HOLD | Setting this bit prevents the update of the data registers corresponding to Time Slot B. Set this bit to ensure that unread data registers are not updated, guaranteeing a contiguous set of data from all four photodiode channels. <br> 1: holds data registers for Time Slot B. <br> 0 : allows data register update. |
|  | 1 | 0x0 | R/W | SLOTA_DATA_HOLD | Setting this bit prevents the update of the data registers corresponding to Time Slot A. Set this bit to ensure that unread data registers are not updated, guaranteeing a contiguous set of data from all four photodiode channels. <br> 1: holds data registers for Time Slot A. <br> 0 : allows data register update. |
|  | 0 | 0x0 | R/W | DIGITAL_CLOCK_ENA | Set to 1 to enable the 32 MHz clock when calibrating the 32 MHz clock. Always disable the 32 MHz clock following the calibration by resetting this bit to 0 . |

## ADPD188BI

## ADC REGISTERS

Table 34. ADC Registers

| Address | $\begin{aligned} & \text { Data } \\ & \text { Bit(s) } \end{aligned}$ | Default Value | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0x12 | [15:0] | 0x0028 | R/W | FSAMPLE | Sampling frequency: $\mathrm{f}_{\text {sAMPLE }}=32 \mathrm{kHz} /($ Register $0 \times 12$, Bits[15:0] $\times 4$ ). For example, $100 \mathrm{~Hz}=0 \times 0050 ; 200 \mathrm{~Hz}=0 \times 0028$. |
| 0x15 | [15:11] | 0x00 | R/W | Reserved | Reserved. Write 0x0. |
|  | [10:8] | 0x6 | R/W | SLOTB_NUM_AVG | Sample sum and average for Time Slot B. Specifies the averaging factor, $\mathrm{N}_{\mathrm{B}}$, which is the number of consecutive samples that is summed and averaged after the ADC. Register $0 \times 70$ to Register $0 \times 7 \mathrm{~F}$ hold the data sum. Register 0x64 to Register 0x6B and the data buffer in Register 0x60 hold the data average, which can be used to increase SNR without clipping, in 16-bit registers. The data rate is decimated by the value of the SLOTB_NUM_AVG bits. <br> 0: 1. <br> 1:2. <br> 2: 4. <br> 3: 8. <br> 4: 16. <br> 5: 32. <br> 6: 64. <br> 7: 128. |
|  | 7 | 0x0 | R/W | Reserved | Write 0x0. |
|  | [6:4] | 0x0 | R/W | SLOTA_NUM_AVG | Sample sum/average for Time Slot A. $\mathrm{N}_{\mathrm{A}}$ : same as Bits[10:8] but for Time Slot A. See description in Register 0x15, Bits[10:8]. |
|  | [3:0] | 0x0 | R/W | Reserved | Write 0x0. |
| 0x18 | [15:0] | 0x2000 | R/W | SLOTA_CH1_OFFSET | Time Slot A Channel 1 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x19 | [15:0] | 0x2000 | R/W | SLOTA_CH2_OFFSET | Time Slot A Channel 2 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x1A | [15:0] | 0x2000 | R/W | SLOTA_CH3_OFFSET | Time Slot A Channel 3 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x1B | [15:0] | 0x2000 | R/W | SLOTA_CH4_OFFSET | Time Slot A Channel 4 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x1E | [15:0] | 0x2000 | R/W | SLOTB_CH1_OFFSET | Time Slot B Channel 1 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x1F | [15:0] | 0x2000 | R/W | SLOTB_CH2_OFFSET | Time Slot B Channel 2 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x20 | [15:0] | 0x2000 | R/W | SLOTB_CH3_OFFSET | Time Slot B Channel 3 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |
| 0x21 | [15:0] | 0x2000 | R/W | SLOTB_CH4_OFFSET | Time Slot B Channel 4 ADC offset. The value to subtract from the raw ADC value. A value of $0 \times 2000$ is typical. |

## DATA REGISTERS

Table 35. Data Registers

| Address | Data Bits | Access | Name | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x60 | [15:0] | R | FIFO_DATA | Next available word in FIFO. |
| 0x64 | [15:0] | R | SLOTA_CH1_16BIT | 16-bit value of Channel 1 in Time Slot A. |
| 0x65 | [15:0] | R | SLOTA_CH2_16BIT | 16-bit value of Channel 2 in Time Slot A. |
| 0x66 | [15:0] | R | SLOTA_CH3_16BIT | 16-bit value of Channel 3 in Time Slot A. |
| 0x67 | [15:0] | R | SLOTA_CH4_16BIT | 16 -bit value of Channel 4 in Time Slot A. |
| 0x68 | [15:0] | R | SLOTB_CH1_16BIT | 16-bit value of Channel 1 in Time Slot B. |
| 0x69 | [15:0] | R | SLOTB_CH2_16BIT | 16-bit value of Channel 2 in Time Slot B. |
| 0x6A | [15:0] | R | SLOTB_CH3_16BIT | 16-bit value of Channel 3 in Time Slot B. |
| $0 \times 6 \mathrm{~B}$ | [15:0] | R | SLOTB_CH4_16BIT | 16-bit value of Channel 4 in Time Slot B. |
| 0x70 | [15:0] | R | SLOTA_CH1_LOW | Low data-word for Channel 1 in Time Slot A. |
| 0x71 | [15:0] | R | SLOTA_CH2_LOW | Low data-word for Channel 2 in Time Slot A. |
| 0x72 | [15:0] | R | SLOTA_CH3_LOW | Low data-word for Channel 3 in Time Slot A. |
| 0x73 | [15:0] | R | SLOTA_CH4_LOW | Low data-word for Channel 4 in Time Slot A. |
| 0x74 | [15:0] | R | SLOTA_CH1_HIGH | High data-word for Channel 1 in Time Slot A. |
| 0x75 | [15:0] | R | SLOTA_CH2_HIGH | High data-word for Channel 2 in Time Slot A. |
| 0x76 | [15:0] | R | SLOTA_CH3_HIGH | High data-word for Channel 3 in Time Slot A. |
| 0x77 | [15:0] | R | SLOTA_CH4_HIGH | High data-word for Channel 4 in Time Slot A. |
| 0x78 | [15:0] | R | SLOTB_CH1_LOW | Low data-word for Channel 1 in Time Slot B. |
| 0x79 | [15:0] | R | SLOTB_CH2_LOW | Low data-word for Channel 2 in Time Slot B. |
| 0x7A | [15:0] | R | SLOTB_CH3_LOW | Low data-word for Channel 3 in Time Slot B. |
| 0x7B | [15:0] | R | SLOTB_CH4_LOW | Low data-word for Channel 4 in Time Slot B. |
| 0x7C | [15:0] | R | SLOTB_CH1_HIGH | High data-word for Channel 1 in Time Slot B. |
| 0x7D | [15:0] | R | SLOTB_CH2_HIGH | High data-word for Channel 2 in Time Slot B. |
| 0x7E | [15:0] | R | SLOTB_CH3_HIGH | High data-word for Channel 3 in Time Slot B. |
| 0x7F | [15:0] | R | SLOTB_CH4_HIGH | High data-word for Channel 4 in Time Slot B. |

## OUTLINE DIMENSIONS



Figure 46. 24-Terminal Chip Array Small Outline No Lead Cavity [LGA_CAV] $3.80 \mathrm{~mm} \times 5.00 \mathrm{~mm}$ Body and 0.9 mm Package Height (CE-24-1)
Dimensions shown in millimeters

## ORDERING GUIDE

|  |  |  | Package <br> Option |
| :--- | :--- | :--- | :--- |
| Model ${ }^{1,2,3}$ | Temperature Range | Package Description | (88BI-ACEZR7 |
| ADPD188BI-ACEZRL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $24-$ Terminal Chip Array Small Outline No Lead Cavity [LGA_CAV], 7" Tape and Reel | CE-24-1 |
| EVAL-ADPD188BIZ-S2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 -Terminal Chip Array Small Outline No Lead Cavity [LGA_CAV], 13" Tape and Reel | CE-24-1 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.
${ }^{2}$ EVAL-ADPDUCZ is the microcontroller board, ordered separately, required to interface with the EVAL-ADPD188BIZ-S2.
${ }^{3}$ EVAL-CHAMBER is the smoke chamber used with the ADPD188BIZ, ordered separately. Sample orders can be placed for two pieces (EVAL-CHAMBER) or 10 pieces (EVAL-CHAMBER-10). Production quantities are ordered directly from Accumold, part number 28800x.
www.analog.com

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADPD188BI-ACEZRL ADPD188BI-ACEZR7 EVAL-ADPD188BIZ-S2


[^0]:    ${ }^{1}$ Thermal impedance simulated values are based on JEDEC $2 s 2 p$ and two thermal vias. See JEDEC JESD-51.

[^1]:    ${ }^{1} \mathrm{AO}$ is analog output, Al is analog input, NIC is not internally connected, S is supply, DNC is do not connect, Dl is digital input, DO is digital output, DIO is digital input/output, and REF is analog reference.

[^2]:    ${ }^{1}$ Where x is either A or B .

