## FEATURES

<0.5 pC charge injection over full signal range<br>2.5 pF off capacitance<br>Low leakage; 0.6 nA maximum @ $85^{\circ} \mathrm{C}$<br>$120 \Omega$ on resistance<br>Fully specified at $\mathbf{+ 1 2} \mathbf{V}, \mathbf{1 5} \mathrm{V}$<br>No V L supply required<br>3 V logic-compatible inputs<br>Rail-to-rail operation<br>8-lead SOT-23 package

## FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 0 INPUT
Figure 1.

## APPLICATIONS

Automatic test equipment
Data acquisition systems
Battery-powered systems
Sample-and-hold systems
Audio/video signal routing
Communication systems

## GENERAL DESCRIPTION

The ADG1219 is a monolithic $i$ CMOS $^{\star}$ device containing an SPDT switch. An EN input is used to enable or disable the device. When disabled, all channels are switched off. When on, each channel conducts equally well in both directions and has an input signal range that extends to the supplies. Each switch exhibits break-before-make switching action.

The $i$ CMOS (industrial CMOS) modular manufacturing process combines high voltage complementary metal-oxide semiconductor (CMOS) and bipolar technologies. It enables the development of a wide range of high performance analog ICs capable of 33 V operation in a footprint that no other generation of high voltage parts has been able to achieve. Unlike analog ICs using conventional CMOS processes, $i$ CMOS components can tolerate high supply voltages while providing increased performance, dramatically lower power consumption, and reduced package size.

The ultralow capacitance and exceptionally low charge injection of these multiplexers make them ideal solutions for data acquisition and sample-and-hold applications, where low glitch and fast settling are required. Figure 2 shows that there is minimum
charge injection over the entire signal range of the device. $i$ CMOS construction also ensures ultralow power dissipation, making the parts ideally suited for portable and batterypowered instruments.


Figure 2. Charge Injection vs. Input Voltage

## ADG1219

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History .....  2
Specifications .....  3
Dual Supply .....  3
Single Supply .....  4
REVISION HISTORY
3/09—Rev. 0 to Rev. A
Change to Power Requirements, Idd Parameter, Table 1 .....  4
Change to Power Requirements, Idd Parameter, Table 2 .....  5
Updated Outline Dimensions ..... 15
4/08-Revision 0: Initial Version

## SPECIFICATIONS

## DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 1.

| Parameters | B Version ${ }^{1}$ |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |  |
| ANALOG SWITCH |  |  |  |  |  |
| Analog Signal Range |  |  | $V_{\text {DD }}$ to $V_{S S}$ | V |  |
| On Resistance, Ron | 120 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$; see Figure 23 |
|  | 200 | 240 | 270 | $\Omega$ max | $\mathrm{V}_{\mathrm{DD}}=+13.5 \mathrm{~V}, \mathrm{~V}_{\text {S }}=-13.5 \mathrm{~V}$ |
| On Resistance Match Between Channels, $\Delta$ Ron | 3.5 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ |
|  |  |  |  |  |  |
| On Resistance Flatness, Relaton) | 6 | 10 | 12 | $\Omega$ max |  |
|  | 20 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=-5 \mathrm{~V}, 0 \mathrm{~V},+5 \mathrm{~V} ; \mathrm{I}_{\mathrm{s}}=-1 \mathrm{~mA}$ |
|  | 64 | 76 | 84 | $\Omega$ max |  |
| LEAKAGE CURRENTS | $\pm 0.004$ |  |  |  | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| Source Off Leakage, Is (Off) |  |  |  | nA typ | $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{s}}= \pm 10 \mathrm{~V}$; see Figure 24 |
|  | $\pm 0.1$ | $\pm 0.6$ | $\pm 1$ | $n A$ max |  |
| Drain Off Leakage, lo (Off) | $\pm 0.009$ |  |  | nA typ | $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{s}}= \pm 10 \mathrm{~V}$; see Figure 24 |
| Channel On Leakage, $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}(\mathrm{On})$ | $\pm 0.1$ | $\pm 0.6$ | $\pm 1$ | nA max |  |
|  | $\pm 0.02$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V}$; see Figure 25 |
|  | $\pm 0.2$ | $\pm 0.6$ | $\pm 1$ | $n A$ max |  |
| DIGITAL INPUTS | 0.005 |  |  |  |  |
| Input High Voltage, $\mathrm{V}_{\mathbf{N H}}$ |  |  | 2.0 | $\checkmark$ min |  |
| Input Low Voltage, $\mathrm{V}_{\mathbb{N} L}$ |  |  | 0.8 | $\checkmark$ max |  |
| Input Current, lint or linh |  |  |  | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {INL }}$ or $\mathrm{V}_{\text {INH }}$ |
|  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{C}_{\text {IN }}$ | 2 |  |  | pF typ |  |
| DYNAMIC CHARACTERISTICS ${ }^{2}$ |  |  |  |  |  |
| Transition Time, trransition | 140 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 170 | 200 | 230 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 30 |
| ton (EN) | 85 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 105 | 130 | 140 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 30 |
| toff (EN) | 105 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 125 | 150 | 170 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 30 |
| Break-Before-Make Time Delay, tвв | 40 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | 10 | ns min | $\mathrm{V}_{\mathrm{s} 1}=\mathrm{V}_{52}=10 \mathrm{~V}$; see Figure 31 |
| Charge Injection | 0.1 |  |  | pC typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ;$ <br> see Figure 32 |
| Off Isolation | 77 |  |  | dB typ | $\begin{aligned} & \mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; } \\ & \text { see Figure } 26 \end{aligned}$ |
| Channel-to-Channel Crosstalk | 80 |  |  | dB typ | $\mathrm{RL}_{\mathrm{L}}=50 \Omega, \mathrm{CL}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;$ see Figure 27 |
| Total Harmonic Distortion + Noise | 0.15 |  |  | \% typ | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, 5 \mathrm{Vrms}, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz |
| -3 dB Bandwidth | 520 |  |  | MHz typ | $\mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; see Figure 28 |
| $\mathrm{Cs}_{\text {( }}$ Off) | 2.5 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
|  | 3.3 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| $C_{\text {D }}$ (Off) | 4.3 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
|  | 5.1 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{S}}(\mathrm{On})$ | 7.5 |  |  | pF typ | $\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |
|  | 10 |  |  | pF max | $\mathrm{f}=1 \mathrm{MHz} ; \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ |

## ADG1219


${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design; not subject to production test.

## SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2.


${ }^{1}$ Temperature range for B version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
${ }^{2}$ Guaranteed by design; not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{\text {SS }}$ | 35 V |
| VDD to GND | -0.3 V to +25 V |
| Vss to GND | +0.3 V to -25 V |
| Analog Inputs ${ }^{1}$ | $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or }$ <br> 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | GND -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, S or D | 100 mA (pulsed at 1 ms , 10\% duty cycle maximum) |
| Continuous Current per Channel, S or D | 30 mA |
| Operating Temperature Range Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| 8 -Lead SOT- $23, \theta_{\mathrm{JA}}$ Thermal Impedance | $211.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb Free | $260^{\circ} \mathrm{C}$ |

[^0]Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. SOT-23 Pin Configuration
Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| 1 | EN | Active High Digital Input. When this pin is low, the device is disabled and all switches are turned off. <br> When this pin is high, the IN logic input determines which switch is turned on. |
| 2 | VDD | Most Positive Power Supply Potential. |
| 3 | GND | Ground (OV) Reference. |
| 4 | VSS | Most Negative Power Supply Potential. |
| 5 | SB | Source Terminal. Can be an input or output. |
| 6 | D | Drain Terminal. Can be an input or output. |
| 7 | SA | Source Terminal. Can be an input or output. |
| 8 | IN | Logic Control Input. |

Table 5. Truth Table

| EN | IN | Switch A | Switch B |
| :--- | :--- | :--- | :--- |
| 0 | $X$ | Off | Off |
| 1 | 0 | On | Off |
| 1 | 1 | Off | On |

## ADG1219

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 4. On Resistance as a Function of $V_{D}\left(V_{S}\right)$ for Dual Supply


Figure 5. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Dual Supply


Figure 6. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Single Supply


Figure 7. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Different Temperatures, Dual Supply


Figure 8. On Resistance as a Function of $V_{D}\left(V_{s}\right)$ for Different Temperatures, Single Supply


Figure 9. Leakage Currents as a Function of Temperature, 15 V Dual Supply


Figure 10. Leakage Currents as a Function of Temperature, 12 V Single Supply


Figure 11. Leakage Currents as a Function of Temperature, 5 V Dual Supply


Figure 12. IDD vs. Logic Level


Figure 13. Charge Injection vs. Input Voltage


Figure 14. tranasition Time vs. Temperature


Figure 15. Off Isolation vs. Frequency


Figure 16. Crosstalk vs. Frequency


Figure 17. On Response vs. Frequency


Figure 18. THD + N vs. Frequency


Figure 19. Capacitance vs. Source Voltage for Dual Supply


Figure 20. Capacitance vs. Source Voltage for Single Supply


Figure 21. Capacitance vs. Source Voltage for Dual Supply


## ADG1219

## TEST CIRCUITS



Figure 27. Channel-to-Channel Crosstalk


Figure 24. Off Leakage


Figure 25. On Leakage


Figure 28. Bandwidth


Figure 26. Off Isolation


Figure 29. THD + Noise


Figure 32. Charge Injection

## ADG1219

## TERMINOLOGY

IDD
The positive supply current.
Iss
The negative supply current.

## $V_{\mathrm{D}}$ ( $\mathrm{V}_{\mathrm{s}}$ )

The analog voltage on Terminal D and Terminal S.
Ron
The ohmic resistance between Terminal D and Terminal S.
$\mathbf{R}_{\text {FLAT(ON) }}$
Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

## $I_{s}$ (Off)

The source leakage current with the switch off.

## $\mathrm{I}_{\mathrm{D}}$ (Off)

The drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$
The channel leakage current with the switch on.
$V_{\text {INL }}$
The maximum input voltage for Logic 0 .
$\mathrm{V}_{\text {INH }}$
The minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}\left(\mathbf{I}_{\text {INH }}\right)$
The input current of the digital input.
$\mathrm{C}_{\mathrm{s}}$ (Off)
The off switch source capacitance, measured with reference to ground.
$\mathrm{C}_{\mathrm{d}}$ (Off)
The off switch drain capacitance, measured with reference to ground.

## $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}(\mathrm{On})$

The on switch capacitance, measured with reference to ground.
$\mathrm{C}_{\text {IN }}$
The digital input capacitance.
ton (EN)
Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.
toff (EN)
Delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.

## $\mathbf{t}_{\text {transition }}$

Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.

## $\mathrm{T}_{\text {ввм }}$

Off time measured between the $80 \%$ point of both switches when switching from one address state to another.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Bandwidth

The frequency at which the output is attenuated by 3 dB .
On Response
The frequency response of the on switch.

## Insertion Loss

The loss due to the on resistance of the switch.
Total Harmonic Distortion (THD + N)
The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## AC Power Supply Rejection Ratio (ACPSRR)

Measures the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-178-BA
Figure 33. 8-Lead Lead Small Outline Transistor Package [SOT-23] (RJ-8)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADG1219BRJZ-R2 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8 -Lead Lead Small Outline Transistor Package [SOT-23] | RJ-8 | S24 |
| ADG1219BRJZ-REEL7 ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Small Outline Transistor Package [SOT-23] | RJ-8 | S24 |

${ }^{1} Z=$ RoHS Compliant Part.

## ADG1219

## NOTES

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADG1219BRJZ-REEL7


[^0]:    ${ }^{1}$ Overvoltages at $\mathrm{IN}, \mathrm{S}$, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

