## Data Sheet

## FEATURES

High speed
-3 dB bandwidth: $195 \mathrm{MHz}, \mathrm{G}_{\text {DIFF }}=+16 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}, \text { DIFF }}=40 \Omega$
Differential slew rate: $\mathbf{2 1 0 0} \mathrm{V} / \mu \mathrm{s}$
Wide output swing: 18.0 V p-p differential, 12 V supply
High output current: 225 mA peak
G.hn MTPR at 16 dBm line power
-64 dBc typical at 5 MHz , referred to $-58 \mathrm{dBm} / \mathrm{Hz}$
-64 dBc typical at 17 MHz , referred to $-58 \mathrm{dBm} / \mathrm{Hz}$
-64 dBc typical at 28 MHz , referred to $-58 \mathrm{dBm} / \mathrm{Hz}$
-63 dBc typical at 31 MHz , referred to $-58 \mathrm{dBm} / \mathrm{Hz}$
-61 dBc typical at 59 MHz , referred to $-58 \mathrm{dBm} / \mathrm{Hz}$
-62 dBc typical at 82 MHz , referred to $-58 \mathrm{dBm} / \mathrm{Hz}$
Shutdown
CMOS-compatible SD pin
Shutdown quiescent current: 3 mA
$Z_{\text {out }}$ in shutdown: $10 \mathrm{k} \Omega$ differential (open-loop)
Resistor adjustable quiescent current

## APPLICATIONS

ITU G.hn (ITU G.9960/G.9961)
HomePlug AV
HomePlug AV2
IEEE 1901

## GENERAL DESCRIPTION

The ADA4312-1 is a high speed, differential, current feedback line driver designed for half-duplex G.hn power line communication (PLC) modems. The high output current, high bandwidth, and slew rate of $2100 \mathrm{~V} / \mu \mathrm{s}$ make the ADA4312-1 an excellent choice for G.hn broadband applications that require high linearity while driving low impedance loads.
The CMOS-compatible shutdown control pin (SD) reduces the quiescent current to 3 mA while maintaining an output impedance of $10 \mathrm{k} \Omega$ differential. The ADA4312-1 also provides resistor adjustable quiescent current for improved efficiency in transmit mode.

The ADA4312-1 is available in a thermally enhanced, 16-lead LFCSP with an exposed pad to facilitate robust thermal management. The ADA4312-1 is rated to operate over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
Figure 1. Thermally Enhanced, $4 \mathrm{~mm} \times 4 \mathrm{~mm}, 16$-Lead LFCSP
TYPICAL APPLICATION CIRCUIT


Figure 2. Typical PLC Driver Application

## TABLE OF CONTENTS

Features1
Applications. ..... 1
General Description .....  1
Functional Block Diagram ..... 1
Typical Application Circuit .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 4
Thermal Resistance ..... 4
Maximum Power Dissipation .....  4
ESD Caution .....  4
Pin Configuration and Function Descriptions. ..... 5
Typical Performance Characteristics ..... 6
REVISION HISTORY
4/2017—Rev. 0 to Rev. A
Changed LFCSP_WQ to LFCSP ..... Throughout
Updated Outline Dimensions ..... 12
Changes to Ordering Guide ..... 12
10/2012—Revision 0: Initial Version
Test Circuit .....  8
Applications Information .....  9
Feedback Resistor Selection .....  9
General Operation .....  9
Half-Duplex Operation .....  9
Establishing $\mathrm{V}_{\text {MID }}$ .....  9
Bias Control and Linearity .....  9
PCB Layout ..... 10
Thermal Management ..... 10
Power Supply Bypassing ..... 10
Evaluation Board ..... 11
Outline Dimensions ..... 12
Ordering Guide ..... 12

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=\mathrm{GND}, \mathrm{R}_{\mathrm{F}}=732 \Omega, \mathrm{R}_{\mathrm{IADJ}}^{1}=0 \Omega\left(\right.$ at $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}_{\mathrm{DIFF}}=+16 \mathrm{~V} / \mathrm{V}, \mathrm{R}_{\mathrm{L}, \text { DIFF }}=40 \Omega, \mathrm{SD}=0 \mathrm{~V}\right)$, unless otherwise noted.
Table 1.

| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE <br> -3 dB Bandwidth <br> Full Power Bandwidth Slew Rate | $\mathrm{V}_{\text {OUT }}=0.2 \mathrm{~V} p-p$ differential <br> $\mathrm{V}_{\text {OUt }}=5 \mathrm{~V}$ p-p differential <br> $\mathrm{V}_{\text {OUT }}=4 \mathrm{~V} p-\mathrm{p}$ differential, $\mathrm{G}_{\text {DIFF }}=+2 \mathrm{~V} / \mathrm{V}$ |  | $\begin{aligned} & 195 \\ & 168 \\ & 2100 \end{aligned}$ |  | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \\ & \mathrm{~V} / \mu \mathrm{s} \\ & \hline \end{aligned}$ |
| NOISE/DISTORTION PERFORMANCE G.hn Multitone Power Ratio (MTPR) <br> Differential Output Voltage Noise | $\mathrm{V}_{\text {OUT }}=16 \mathrm{dBm}$ line power <br> $\mathrm{f}_{\mathrm{C}}=5 \mathrm{MHz}$, referred to $-58 \mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{f}_{\mathrm{C}}=17 \mathrm{MHz}$, referred to $-58 \mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{f}_{\mathrm{C}}=28 \mathrm{MHz}$, referred to $-58 \mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{f}_{\mathrm{C}}=31 \mathrm{MHz}$, referred to $-58 \mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{f}_{\mathrm{C}}=59 \mathrm{MHz}$, referred to $-58 \mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{f}_{\mathrm{C}}=82 \mathrm{MHz}$, referred to $-58 \mathrm{dBm} / \mathrm{Hz}$ <br> $\mathrm{f}=10 \mathrm{MHz}$ |  | $\begin{aligned} & -64 \\ & -64 \\ & -64 \\ & -63 \\ & -61 \\ & -62 \\ & 57 \end{aligned}$ |  | dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> dBc <br> $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
| DC PERFORMANCE <br> Differential Input Offset Voltage <br> Input Bias Current <br> Noninverting Input <br> Inverting Input <br> Open-Loop Transimpedance <br> Common-Mode Rejection Ratio (CMRR) |  | $\begin{aligned} & -1.2 \\ & -20 \\ & -175 \end{aligned}$ | $\begin{aligned} & 47 \\ & -70 \end{aligned}$ | $\begin{aligned} & +1.2 \\ & +20 \\ & +175 \end{aligned}$ | mV <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mathrm{k} \Omega$ <br> dB |
| OUTPUT CHARACTERISTICS <br> Positive Swing <br> Negative Swing Differential Swing Peak Output Current Drive Differential Output Impedance ${ }^{2}$ Disabled Output Voltage | Disabled (SD $\geq 2.0 \mathrm{~V}$ ) <br> $\mathrm{SD} \geq 2.0 \mathrm{~V}$, referred to $\mathrm{V}_{\text {MID }}$ | $\begin{aligned} & 10.4 \\ & 17.6 \end{aligned}$ | $\begin{aligned} & 10.5 \\ & 1.5 \\ & 18 \\ & 225 \\ & 10 \\ & \pm 15 \end{aligned}$ | 1.6 | $\checkmark$ peak <br> V peak <br> Vp-p <br> mA peak <br> $\mathrm{k} \Omega$ <br> mV |
| POWER SUPPLY <br> Single-Supply Voltage <br> Supply Current | $\begin{aligned} & \mathrm{SD} \leq 0.8 \mathrm{~V} \\ & \mathrm{SD} \geq 2.0 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 12 \\ & 46 \\ & 3 \end{aligned}$ | $\begin{aligned} & 49.5 \\ & 4 \end{aligned}$ | V <br> mA <br> mA |
| SHUTDOWN PIN <br> High Level Input Voltage, $\mathrm{V}_{\mathrm{IH}}$ <br> Low Level Input Voltage, $\mathrm{V}_{\text {IL }}$ <br> SD = Low Bias Current <br> SD = High Bias Current <br> Enable Time <br> Disable Time <br> Power Supply Rejection Ratio (PSRR) | Referenced to GND Referenced to GND $\begin{aligned} & \mathrm{SD}=0.8 \mathrm{~V} \\ & \mathrm{SD}=2.0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -30 \\ & -15 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 0.8 \\ & -20 \\ & -9 \\ & 1 \\ & 1 \\ & -70 \end{aligned}$ |  | $\begin{aligned} & V \\ & V \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~A} \\ & \mu \mathrm{~S} \\ & \mu \mathrm{~S} \\ & \mathrm{~dB} \end{aligned}$ |

[^0]${ }^{2}$ Differential output impedance is measured open-loop.

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{cc}}$ | 13.2 V |
| SD Voltage | $\mathrm{V}_{\mathrm{cc}}$ |
| Power Dissipation | 1.25 W |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10 sec ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

The thermal resistance $\left(\theta_{I A}\right)$ was specified using the ADA4312-1 evaluation board (EVAL-ADA4312-1ACPZ).

Table 3.

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 16-Lead LFCSP | 31.8 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## MAXIMUM POWER DISSIPATION

Exceeding a junction temperature of $150^{\circ} \mathrm{C}$ can result in changes to silicon devices, potentially causing degradation or loss of functionality.
The power dissipation of the ADA4312-1 is 750 mW for a typical G.hn application delivering 16 dBm into a $40 \Omega$ differential load.

The maximum internal power dissipation should not exceed 1.25 W over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ on a PCB designed according to the guidelines in the Thermal Management section.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
2. CONNECT THE EXPOSED PAD TO A SOLID EXTERNAL

PLANE WITH LOW THERMAL RESISTANCE.
Figure 3. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | NC | No Connect. Do not connect to this pin. |
| 2 | -IN A | Amplifier A Inverting Input. |
| 3 | $+\mathrm{IN} \mathrm{A}$ | Amplifier A Noninverting Input. |
| 4 | GND | Ground (Reference for SD and $\mathrm{I}_{\mathrm{ADJ}}$ ). Electrical connection required. |
| 5 | $\mathrm{I}_{\text {ADJ }}$ | Resistor Controlled Bias Current Adjust. A resistor connection to GND is required. |
| 6 | NC | No Connect. Do not connect to this pin. |
| 7 | $\mathrm{V}_{\text {EE }}$ | Negative Power Supply Input. |
| 8 | NC | No Connect. Do not connect to this pin. |
| 9 | SD | Shutdown Control. |
| 10 | $+\mathrm{IN} \mathrm{B}$ | Amplifier B Noninverting Input. |
| 11 | $-\mathrm{IN} \mathrm{B}$ | Amplifier B Inverting Input. |
| 12 | NC | No Connect. Do not connect to this pin. |
| 13 | OUT B | Amplifier B Output. |
| 14 | $\mathrm{V}_{\text {cc }}$ | Positive Power Supply Input. |
| 15 | NC | No Connect. Do not connect to this pin. |
| 16 | OUT A | Amplifier A Output. |
|  | EPAD | No electrical connection. Connect the exposed pad to a solid external plane with low thermal resistance (see the Thermal Management section). |

## TYPICAL PERFORMANCE CHARACTERISTICS

The figures in this section refer to the test circuit shown in Figure 16, unless otherwise noted.


Figure 4. Small Signal Differential and Common-Mode Frequency Response


Figure 5. G.hn Transmit Spectrum, 16 dBm into $40 \Omega$ Differential


Figure 6. Small Signal Output Transient Response, Normalized to 0 V, 10 ns Rise Time, 10 ns Fall Time, $1 \mu$ s Pulse Width, 10\% Duty Cycle


Figure 7. Large Signal Differential Frequency Response, Gain $=+16 \mathrm{~V} / \mathrm{V}$, Differential $V_{\text {out }}=5 \mathrm{Vp}-\mathrm{p}$


Figure 8. Differential Output Voltage Noise vs. Frequency, Gain $=+16$ V/V


Figure 9. Small Signal Output Transient Response, Normalized to $0 V$, 10 ns Rise Time, 10 ns Fall Time, 1 us Pulse Width, 10\% Duty Cycle


Figure 10. Open-Loop Disabled Differential Output Impedance vs. Frequency


Figure 11. Shutdown Enable/Disable with Differential OFDM Input


Figure 12. Differential Output Enable Glitch, Normalized to 0 V


Figure 13. Supply Current vs. $I_{A D J}$ Resistance ( $R_{I A D J}$ )


Figure 14. Shutdown Enable/Disable Glitch, Normalized to 0 V, Differential Input $=0 \mathrm{~V}$


Figure 15. Differential Output Disable Glitch, Normalized to 0 V

## TEST CIRCUIT



Figure 16. Test Circuit, $R_{I A D J}=0 \Omega$

## APPLICATIONS INFORMATION



Figure 17. Typical G.hn Application Circuit

## FEEDBACK RESISTOR SELECTION

The feedback resistor value has a direct impact on the closedloop bandwidth of the current feedback amplifiers used in the architecture of the ADA4312-1 differential line driver. Table 5 provides a guideline for the selection of feedback resistor values used in typical differential line driver circuits (refer to Figure 17).

Table 5. Resistor Values and Frequency Performance

| Gain | $\mathbf{R}_{\mathbf{F}}(\mathbf{\Omega})$ | $\mathbf{R}_{\mathbf{G}} \mathbf{( \Omega )}$ | $\mathbf{- 3} \mathbf{~ d B} \mathbf{~ S S} \mathbf{B W}(\mathbf{M H z})$ |
| :--- | :--- | :--- | :--- |
| $16 \mathrm{~V} / \mathrm{V}$ | 732 | 97.6 | 195 |
| $12 \mathrm{~V} / \mathrm{V}$ | 750 | 137 | 200 |
| $8 \mathrm{~V} / \mathrm{V}$ | 768 | 221 | 209 |
| $4 \mathrm{~V} / \mathrm{V}$ | 806 | 536 | 222 |

Selecting a feedback resistor with a value that is lower than the values in Table 5 can create peaking in the frequency response; in extreme cases, this peaking can lead to instability. Conversely, a feedback resistor that exceeds the values in Table 5 can limit the closed-loop bandwidth.

## GENERAL OPERATION

The ADA4312-1 is a differential line driver designed for singlesupply operation in G.hn line driver applications. The core architecture comprises two high speed current feedback amplifiers. The inputs of these amplifiers are arranged in a unique way that facilitates extended differential bandwidth, linearity, and stability while limiting common-mode bandwidth and enhancing common-mode stability.
The patented input stage of the core amplifiers is not conducive to operating either core amplifier independently. The ADA4312-1 input stage is designed to operate only in differential applications similar to the circuit shown in Figure 17.

## HALF-DUPLEX OPERATION

In systems such as G.hn PLC modems, half-duplex or timedivision duplex (TDD) systems require the line driver to be switched between transmit mode and high output impedance receive mode. The ADA4312-1 is equipped with a shutdown pin (SD, Pin 9) that stops the line driver from transmitting while switching the outputs to a high output impedance equivalent to $10 \mathrm{k} \Omega$ in parallel with $2 \mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{G}}$ (see Figure 17). The shutdown (SD) pin is compatible with standard 3.3 V CMOS logic. If the SD pin is left floating, an internal pull-up resistor places the output in a disabled, high output impedance state. SD logic is referred to GND (Pin 4), which should be connected to 0 V .

## ESTABLISHING V ${ }_{\text {MID }}$

In single-supply applications such as the one shown in Figure 17, it is necessary to establish a midsupply operating point $\left(\mathrm{V}_{\text {MID }}\right)$. To establish $\mathrm{V}_{\text {MID }}$, use two $10 \mathrm{k} \Omega$ resistors to form a resistor divider from $\mathrm{V}_{\mathrm{CC}}$ to ground and a $0.1 \mu \mathrm{~F}$ ceramic chip capacitor for decoupling. Place the $\mathrm{V}_{\text {MID }}$ decoupling capacitor and the $\mathrm{R}_{\text {BIAS }}$ resistors as close as possible to the ADA4312-1.

## BIAS CONTROL AND LINEARITY

The ADA4312-1 is equipped with a biasing adjustment feature that lowers the quiescent operating current. A resistor $\left(\mathrm{R}_{\mathrm{IADJ}}\right)$ must be placed between $\mathrm{I}_{\text {ADJ }}(\operatorname{Pin} 5)$ and GND (Pin 4) for proper operation of the ADA4312-1. Using a resistor larger than $0 \Omega$ reduces the quiescent current of the line driver and improves efficiency in transmit mode. Figure 13 shows the quiescent current vs. $\mathrm{R}_{\text {IADJ }}$.

Note that there is a trade-off between the adjusted quiescent current and the linearity (or MTPR) of the transmitted signal. Multitone power ratio (MTPR) was monitored at 5 MHz , $17 \mathrm{MHz}, 28 \mathrm{MHz}, 31 \mathrm{MHz}, 59 \mathrm{MHz}$, and 82 MHz . Figure 18 can be used to gauge the approximate degradation of MTPR vs. $\mathrm{R}_{\text {IADJ }}$ and quiescent current while transmitting the G.hn signal across a $40 \Omega$ differential load in the circuit shown in Figure 17.


Figure 18. MTPR vs. $R_{\text {IADJ }}$

## PCB LAYOUT

As is the case with many high speed line driver applications, careful attention to printed circuit board (PCB) layout can improve performance and help maintain stability while preventing excessive die temperatures during normal operation. Differential signal balance can be maintained by using symmetry in the PCB layout of input and output signal traces.

Keeping the input and output traces as short as possible helps prevent excessive parasitics from affecting overall performance and stability. Keep the feedback resistors and gain setting resistor as close to the line driver as physically possible. The back termination resistors and line coupling transformer should be placed as close to the ADA4312-1 outputs as possible.

For more information about high speed board layout, see $A$ Practical Guide to High-Speed Printed-Circuit-Board Layout (Analog Dialogue, Volume 39, September 2005).

## THERMAL MANAGEMENT

The thermal pad of the ADA4312-1 is an electrically isolated copper pad that should be soldered to an external thermal ground plane. The number of thermal vias that connect the exposed pad of the ADA4312-1 to the PCB can influence the thermal conductivity of the PCB assembly. Moving heat away from the ADA4312-1 die to the ambient environment is the objective of a PCB designed in accordance with the guidelines found in the AN-772 Application Note.
The outer layers of the PCB are the best choice to radiate heat into the environment by convection. Conducting heat away from the ADA4312-1 die into the outer layers of the PCB can be accomplished with nine thermal vias connecting the exposed pad to both outer layers. The vias can be spaced 0.75 mm apart in a $3 \times 3$ matrix.

The ADA4312-1 evaluation board (EVAL-ADA4312-1ACPZ) represents a robust example of an effective thermal management approach (see Figure 19 and Figure 20).
For more information about thermal management, solder assembly techniques for LFCSP packages, and important package mechanical and materials information, refer to the following link:
http://www.analog.com/en/technical-library/packages/csp-chip-scale-package/lfcsp/index.html

## POWER SUPPLY BYPASSING

The ADA4312-1 should be operated on a well-regulated single +12 V power supply. Pay careful attention to power supply decoupling. Use high quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), to minimize supply voltage ripple and power dissipation.
Locate the $0.1 \mu \mathrm{~F}$ MLCC decoupling capacitor no more than one-eighth of an inch away from the $\mathrm{V}_{\mathrm{CC}}$ supply pin. In addition, a $10 \mu \mathrm{~F}$ tantalum capacitor is recommended to provide good decoupling for lower frequency signals and to supply current for fast, large signal changes at the ADA4312-1 outputs. Lay out bypassing capacitors to keep return currents away from the inputs of the amplifiers. A large ground plane provides a low impedance path for the return currents.

ADA4312-1

## EVALUATION BOARD



Figure 19. Evaluation Board Top Layer


Figure 20. Evaluation Board Bottom Layer

## OUTLINE DIMENSIONS



Figure 21. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-16-17)
Dimensions shown in millimeters

| ORDERING GUIDE | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| Model $^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |
| ADA4312-1ACPZ-R2 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |
| ADA4312-1ACPZ-R7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |
| ADA4312-1ACPZ-RL |  |  |  |

[^1]
# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
ADA4312-1ACPZ-RL ADA4312-1ACPZ-R7 ADA4312-1ACPZ-R2


[^0]:    ${ }^{1} R_{A D J}$, is the resistor that must be installed between $I_{A D J}$ (Pin 5) and GND (Pin 4).

[^1]:    ${ }^{1} Z=$ RoHS Compliant Part.

