## Data Sheet

## FEATURES

## Low power

$40 \mu \mathrm{~A}$ maximum supply current
6 nA shutdown current
Low input currents
50 pA input bias current
25 pA input offset current
High Common Mode Rejection Ratio (CMRR)
110 dB CMRR , G = 100
Space saving
WLCSP package
Zero input crossover distortion
Versatile
Rail-to-rail input and output
Shutdown
Gain set with single resistor ( $\mathbf{G}=5$ to 200)
AD8236: $\mu$ SOIC package version of AD8235

## APPLICATIONS

## Medical instrumentation

## Low-side current sense

Portable electronics

## GENERAL DESCRIPTION

The AD8235 is the smallest and lowest power instrumentation amplifier in the industry. It is available in a $1.5 \mathrm{~mm} \times 2.2 \mathrm{~mm}$ wafer level chip scale package (WLCSP). The AD8235 draws a maximum quiescent current of $40 \mu \mathrm{~A}$. In addition, it draws a maximum 500 nA of current during shutdown mode, making it an excellent instrumentation amplifier for battery powered, portable applications.

The AD8235 can operate on supply voltages as low as 1.8 V . The input stage allows for wide rail-to-rail input voltage range without the crossover distortion, common in other designs. The rail-torail output enables easy interfacing to ADCs.
The AD8235 is an excellent choice for signal conditioning. Its low input bias current of 50 pA and high CMRR of 110 dB $(G=100)$ offer tremendous value for its size and low power.

It is specified over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.

## CONNECTION DIAGRAM



PIN CONFIGURATION


NC = NO CONNECT
Figure 2. 11-Ball WLCSP (CB-11-1)


Figure 3. Wide Common-Mode Voltage Range vs. Output Voltage

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2009-2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

## TABLE OF CONTENTS

Features ..... 1
Applications. ..... 1
General Description ..... 1
Connection Diagram .....  1
Pin Configuration. ..... 1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 7
Thermal Resistance ..... 7
Pin Configuration and Function Descriptions ..... 8
Typical Performance Characteristics ..... 9
Theory of Operation ..... 14
Basic Operation ..... 14
Gain Selection ..... 14
REVISION HISTORY
9/2016-Rev. 0 to Rev. A
Updated Outline Dimensions ..... 20
8/2009—Revision 0: Initial Version

## SPECIFICATIONS

$+\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V},-\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}(\mathrm{GND}), \mathrm{V}_{\mathrm{REF}}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=5, \mathrm{R}_{\mathrm{LOAD}}=100 \mathrm{k} \Omega$ to GND, SDN pin tied to $+\mathrm{V}_{\mathrm{s}}$, unless otherwise noted.
Table 1.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```COMMON-MODE REJECTION RATIO (CMRR) CMRR DC G=5 G=10 G=100 G=200``` | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-1.8 \mathrm{~V} \text { to }+1.8 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 94 \\ & 100 \\ & 110 \\ & 110 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \\ & \mathrm{~dB} \end{aligned}$ |
| NOISE <br> Voltage Noise Spectral Density, RTI RTI, 0.1 Hz to 10 Hz $\begin{aligned} & \mathrm{G}=5 \\ & \mathrm{G}=200 \end{aligned}$ <br> Current Noise | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{G}=5$ |  | 76 <br> 4 <br> 4 $15$ |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mu \mathrm{V}$ p-p <br> $\mu \vee \mathrm{p}-\mathrm{p}$ <br> $\mathrm{fA} / \sqrt{ } \mathrm{Hz}$ |
| VOLTAGE OFFSET <br> Input Offset, Vos <br> Average Temperature Coefficient (TC) <br> Offset RTI vs. Supply (PSR) $\begin{aligned} & \mathrm{G}=5 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=200 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{s}}=1.8 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 100 \\ & 110 \\ & 110 \\ & 110 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 120 \\ & 126 \\ & 130 \\ & 130 \\ & \hline \end{aligned}$ | 2.5 | mV $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB <br> dB <br> dB <br> dB |
| INPUT CURRENT Input Bias Current Overtemperature Input Offset Current Overtemperature | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | 1 $0.5$ | $\begin{aligned} & 50 \\ & 100 \\ & 600 \\ & 25 \\ & 50 \\ & 130 \\ & \hline \end{aligned}$ | pA <br> pA <br> pA <br> pA <br> pA <br> pA |
| DYNAMIC RESPONSE <br> Small Signal Bandwidth, -3 dB $\begin{aligned} \mathrm{G} & =5 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =200 \end{aligned}$ <br> Settling Time 0.01\% $\begin{aligned} & \mathrm{G}=5 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=200 \end{aligned}$ <br> Slew Rate $\mathrm{G}=5 \text { to } 100$ | $\mathrm{V}_{\text {out }}=4 \mathrm{~V}$ step |  | $\begin{aligned} & 23 \\ & 9 \\ & 0.8 \\ & 0.4 \\ & \\ & 444 \\ & 456 \\ & 992 \\ & 1816 \end{aligned}$ |  | kHz <br> kHz <br> kHz <br> kHz <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mathrm{mV} / \mu \mathrm{s}$ |



[^0]$+\mathrm{V}_{\mathrm{S}}=1.8 \mathrm{~V},-\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}(\mathrm{GND}), \mathrm{V}_{\mathrm{REF}}=0.9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{G}=5, \mathrm{R}_{\mathrm{LOAD}}=100 \mathrm{k} \Omega$ to GND, SDN pin tied to $+\mathrm{V}_{\mathrm{S}}$, unless otherwise noted.
Table 2.

| Parameter | Test Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ```COMMON-MODE REJECTION RATIO (CMRR) CMRR DC G=5 G=10 G=100 G=200``` | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 0.9 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CM}}=-0.6 \mathrm{~V} \text { to }+0.6 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 90 \\ & 90 \\ & 100 \\ & 100 \end{aligned}$ | $\begin{aligned} & 94 \\ & 100 \\ & 110 \\ & 110 \end{aligned}$ |  | dB <br> dB <br> dB <br> dB |
| NOISE <br> Voltage Noise Spectral Density, RTI RTI, 0.1 Hz to 10 Hz $\begin{aligned} & \mathrm{G}=5 \\ & \mathrm{G}=200 \end{aligned}$ <br> Current Noise | $\mathrm{f}=1 \mathrm{kHz}, \mathrm{G}=5$ |  | 76 <br> 4 <br> 4 <br> 15 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ <br> $\mu \mathrm{V}$ p-p <br> $\mu \vee \mathrm{p}-\mathrm{p}$ <br> $\mathrm{fA} / \sqrt{ } \mathrm{Hz}$ |
| VOLTAGE OFFSET <br> Input Offset, Vos <br> Average Temperature Coefficient (TC) <br> Offset RTI vs. Supply (PSR) $\begin{aligned} \mathrm{G} & =5 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =200 \end{aligned}$ | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{s}}=1.8 \mathrm{~V} \text { to } 5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 100 \\ & 110 \\ & 110 \\ & 110 \end{aligned}$ | $\begin{aligned} & 0.7 \\ & 120 \\ & 126 \\ & 130 \\ & 130 \end{aligned}$ | 2.5 | mV <br> $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ <br> dB <br> dB <br> dB <br> dB |
| INPUT CURRENT Input Bias Current Overtemperature Input Offset Current Overtemperature | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{aligned}$ |  | 1 $0.5$ | $\begin{aligned} & 50 \\ & 100 \\ & 600 \\ & 25 \\ & 50 \\ & 130 \\ & \hline \end{aligned}$ | pA <br> pA <br> pA <br> pA <br> pA <br> pA |
| DYNAMIC RESPONSE <br> Small Signal Bandwidth, -3 dB $\begin{aligned} \mathrm{G} & =5 \\ \mathrm{G} & =10 \\ \mathrm{G} & =100 \\ \mathrm{G} & =200 \end{aligned}$ <br> Settling Time 0.01\% $\begin{aligned} & \mathrm{G}=5 \\ & \mathrm{G}=10 \\ & \mathrm{G}=100 \\ & \mathrm{G}=200 \end{aligned}$ <br> Slew Rate $\mathrm{G}=5 \text { to } 100$ | Vout $=1.4 \mathrm{~V}$ step |  | $\begin{aligned} & 23 \\ & 9 \\ & 0.8 \\ & 0.4 \\ & \\ & 143 \\ & 178 \\ & 1000 \\ & 1864 \\ & \\ & 11 \end{aligned}$ |  | kHz <br> kHz <br> kHz <br> kHz <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ <br> $\mathrm{mV} / \mu \mathrm{s}$ |



[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 6 V |
| Output Short-Circuit Current | 55 mA |
| Input Voltage (Common Mode) | $\pm \mathrm{V}_{\mathrm{s}}$ |
| Differential Input Voltage | $\pm \mathrm{V}_{\mathrm{s}}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |
| ESD |  |
| $\quad$ Human Body Model | 1.5 kV |
| Charge Device Model | 0.5 kV |
| Machine Model | 200 V |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## THERMAL RESISTANCE

$\theta_{\text {JA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. This was measured using a standard 4-layer board, unless otherwise specified.

Table 4. Thermal Resistance

| Package Type | PCB | Power (W) | $\boldsymbol{\theta}_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :--- | :--- | :--- | :--- |
| 11 -Ball WLCSP CB-11-1 | 1 SOP $^{1}$ | 0.25 | 139.1 |
|  |  | 1.25 | 130 |
|  | 2 S2P $^{2}$ | 0.25 | 69.5 |
|  |  | 1.25 | 68.3 |

${ }^{1}$ Simulated thermal numbers per JESD51-9:
1-layer PCB (1SOP), low effective thermal conductivity test board.
${ }^{2}$ 4-layer PCB (2S2P), high effective thermal conductivity test board.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration (Top View Looking Through Package)
Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :--- | :--- | :--- |
| A1 | $+V_{S}$ | Positive Power Supply Terminal. |
| B1 | Vout | Output Terminal. |
| C1 | REF | Reference Voltage Terminal. Drive this terminal with a low impedance voltage source to level-shift the output. |
| D1 | $-V_{S}$ | Negative Power Supply Terminal. |
| A2 | SDN | Shutdown Pin. Tie to $-V_{S}$ for shutdown. Tie to $+V_{S}$ for normal operation. |
| B2, D2 | NC | No Connect. Leave both pins floating. Should not connect to any potential. |
| A3 | - IN | Negative Input Terminal (True Differential Input). |
| B3, C3 | RG | Gain Setting Terminals. Place resistor across the $R_{G}$ pins. |
| D3 | + IN | Positive Input Terminal (True Differential Input). |

## TYPICAL PERFORMANCE CHARACTERISTICS

$\mathrm{G}=5,+\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ tied to $\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{SDN}$ pin connected to $+\mathrm{V}_{\mathrm{S}}$, unless otherwise noted


Figure 5. CMRR Distribution


Figure 6. Typical Distribution of Input Offset Voltage


Figure 7. Voltage Noise Spectral Density vs. Frequency


Figure 8. 0.1 Hz to 10 Hz RTI Voltage Noise


Figure 9. 0.1 Hz to 10 Hz RTI Voltage Noise


Figure 10. Positive PSRR vs. Frequency, RTI, $V_{s}= \pm 0.9 \mathrm{~V}, \pm 2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}$


Figure 11. Negative PSRR vs. Frequency, $R T I, V_{S}= \pm 0.9 \mathrm{~V}, \pm 2.5 \mathrm{~V}, V_{R E F}=0 \mathrm{~V}$


Figure 12. CMRR vs. Frequency, RTI


Figure 13. CMRR vs. Frequency, $1 \mathrm{k} \Omega$ Source Imbalance, RTI


Figure 14. Change in CMRR vs. Temperature, $G=5$, Normalized at $25^{\circ} \mathrm{C}$


Figure 15. Gain vs. Frequency, $V_{s}=1.8 \mathrm{~V}, 5 \mathrm{~V}$


Figure 16. Maximum Output Voltage vs. Frequency


Figure 17. Gain Nonlinearity, G=5


Figure 18. Gain Nonlinearity, G=10


Figure 19. Gain Nonlinearity, G=200


Figure 20. Input Common-Mode Voltage Range vs. Output Voltage, $G=5, V_{S}=5 \mathrm{~V}, V_{\text {REF }}=2.5 \mathrm{~V}$


Figure 21. Input Common-Mode Voltage Range vs. Output Voltage, $G=200, V_{S}=5 \mathrm{~V}, V_{R E F}=2.5 \mathrm{~V}$


Figure 22. Input Common-Mode Voltage Range vs. Output Voltage, $G=5, V_{S}=1.8 \mathrm{~V}, V_{\text {REF }}=0.9 \mathrm{~V}$


Figure 23. Input Common-Mode Voltage Range vs. Output Voltage,
$G=200, V_{S}=1.8 \mathrm{~V}, V_{\text {REF }}=0.9 \mathrm{~V}$


Figure 24. Output Voltage Swing vs. Supply Voltage, $V_{S}= \pm 0.9 \mathrm{~V}, \pm 2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=100 \mathrm{k} \Omega$ Tied to $-V_{S}$


Figure 25. Output Voltage Swing vs. Load Resistance, $V_{S}= \pm 0.9 \mathrm{~V}, \pm 2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=100 \mathrm{k} \Omega$ Tied to $-V_{S}$


Figure 26. Large Signal Pulse Response and Settling Time, $V_{S}= \pm 2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$ to $V_{\text {REF }}$


Figure 27. Large Signal Pulse Response and Settling Time, $V_{S}= \pm 0.9 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$ to $V_{\text {REF }}$


Figure 28. Small Signal Pulse Response, $G=5$, $V_{S}= \pm 2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=100 \mathrm{k} \Omega$ to $V_{\text {REF }}, C_{L}=100 \mathrm{pF}$


Figure 29. Small Signal Pulse Response, $G=5, C_{L}=100 \mathrm{pF}$, $V_{S}= \pm 0.9 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=100 \mathrm{k} \Omega$ to $V_{\text {REF }}$


Figure 30. Small Signal Pulse Response, $G=200$ $C_{L}=100 \mathrm{pF}, V_{s}=2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=100 \mathrm{k} \Omega$ to $V_{\text {REF }}$


Figure 31. Small Signal Pulse Response, $G=200$, $C_{L}=100 \mathrm{pF}, V_{S}=0.9 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{L O A D}=100 \mathrm{k} \Omega$ to $V_{\text {REF }}$


Figure 32. Settling Time vs. Output Voltage Step Size, $V_{S}= \pm 2.5 \mathrm{~V}, V_{\text {REF }}=0 \mathrm{~V}, R_{\text {LOAD }}=10 \mathrm{k} \Omega$ Tied to $V_{\text {REF }}$


Figure 33. Total Supply Current vs. Temperature


Figure 34. Total Supply Current During Shutdown vs. Temperature

## THEORY OF OPERATION



The AD8235 is a monolithic, two-op amp instrumentation amplifier. It is designed for low power, portable applications where size and low quiescent current are paramount. The AD8235 is offered in a WLCSP package, minimizing layout area. Additional features that make this part optimal for portable applications include a rail-to-rail input and output stage that offers more dynamic range when operating on low voltage batteries. Unlike traditional rail-to-rail input amplifiers that use a complementary differential pair stage and suffer from nonlinearity, the AD8235 uses a novel architecture to internally boost the supply rail, allowing the amplifier to operate rail-torail yet still deliver a low 0.5 ppm of nonlinearity. In addition, the two-op amp instrumentation amplifier architecture offers a wide operational common-mode voltage range. Additional information is provided in the Common-Mode Input Voltage Range section. Precision, laser-trimmed resistors provide the AD8235 with a high CMRR of 90 dB (minimum) at $\mathrm{G}=5$ and gain accuracy of $0.05 \%$ (maximum).

## BASIC OPERATION

The AD8235 amplifies the difference between its positive input (+IN) and its negative input (-IN). The REF pin allows the user to level-shift the output signal. This is convenient when interfacing to a filter or analog-to-digital converter (ADC). The basic setup is shown in Figure 36. Figure 39 shows an example configuration for operating the AD8235 with dual supplies. The equation for the AD8235 is as follows:

$$
V_{\text {OUT }}=G \times(V I N P-V I N M)+V R E F
$$

If no gain setting resistor is installed, the default gain, $G$, is 5 . The Gain Selection section describes how to program the gain, G.


## GAIN SELECTION

Placing a resistor across the $\mathrm{R}_{\mathrm{G}}$ terminals sets the gain of the AD8235. The gain may be derived by referring to Table 6 or by using the following equation:

$$
R_{G}=\frac{420 \mathrm{k} \Omega}{G-5}
$$

Table 6. Gains Achieved Using 1\% Resistors

| $\mathbf{1 \%}$ Standard Table Value of $\mathbf{R}_{\mathbf{G}}(\mathbf{k} \Omega)$ | Calculated Gain |
| :--- | :--- |
| 422 | 6.0 |
| 210 | 7.0 |
| 140 | 8.0 |
| 105 | 9.0 |
| 84.5 | 10.0 |
| 28 | 20.0 |
| 9.31 | 50.1 |
| 4.42 | 100.0 |
| 2.15 | 200.3 |

The AD8235 defaults to $\mathrm{G}=5$ when no gain resistor is used. Gain accuracy is determined by the absolute tolerance of $\mathrm{R}_{\mathrm{G}}$. The TC of the external gain resistor increases the gain drift of the instrumentation amplifier. Gain error and gain drift are at a minimum when the gain resistor is not used.

## SHUTDOWN FEATURE

The AD8235 includes a shutdown pin (SDN) that further enhances the flexibility and ease of use in portable applications where power consumption is critical. A logic level signal can be applied to this pin to switch to shutdown mode, even when the supply is still on.

When connecting the SDN pin to $+\mathrm{V}_{s}$ or applying a voltage within $+\mathrm{V}_{\mathrm{s}}-0.5 \mathrm{~V}$, the AD8235 operates in its normal condition and, therefore, draws approximately $40 \mu \mathrm{~A}$ of supply current. When connecting the SDN pin to $-\mathrm{V}_{\mathrm{s}}$, or any voltage within $-\mathrm{V}_{\mathrm{s}}+$ 0.5 V , the AD8235 operates in shutdown mode and, therefore, draws less than 500 nA of supply current, offering considerable power savings.

In cases where the AD8235 is operating in shutdown mode, if a voltage potential exists at the REF pin, and there is a load to $-\mathrm{V}_{\mathrm{S}}$ at the output of the part, some additional current draw is noticeable. In this mode, a path from the REF pin to - $\mathrm{V}_{\mathrm{S}}$ exists, leading to some additional current draw from the reference. Typically, this current is negligible because the output of the AD8235 is driving a high impedance node, such as the input of an ADC.

## LAYOUT RECOMMENDATIONS

The critical board design parameters, as it pertains to a WLCSP package, are pad opening, pad type, pad finish, and board thickness.

## Pad Opening

Based on the IPC (Institute for Printed Circuits) standard, the pad opening equals the UBM (Under Bump Metallurgy) opening. The typical pad openings for the AD8235 shown in Figure 37 are:

- $\quad 250 \mu \mathrm{~m}$ ( 0.5 mm pitch WLCSP)

The solder mask opening is $100 \mu \mathrm{~m}$ plus the pad opening (or $350 \mu \mathrm{~m}$ in the case of the AD8235). The trace width should be less than two-thirds of the pad opening. Increasing the trace width can cause reduction in the stand-off height of the solder bump. Therefore, maintaining the proper trace width ratio is important to ensure the reliability of the solder connections.


## Pad Type

For the actual board fabrication, the following types of pads/land patterns are used for surface mount assembly:

- Nonsolder mask defined (NSMD). The metal pad on the PCB (to which the I/O is attached) is smaller than the solder mask opening.
- Solder mask defined (SMD). The solder mask opening is smaller than the metal pad.

Because the copper etching process has tighter control than the solder mask opening process, NSMD is preferred over SMD. The solder mask opening on NSMD pads is larger than the copper pads, allowing the solder to attach to the sides of the copper pad and improving the reliability of the solder joints.

## Pad Finish

The finish layer on the metal pads has a significant effect on assembly yield and reliability. The typical metal pad finishes used are organic surface preservative (OSP) and electroless nickel immersion gold (ENIG). The thickness of the OSP finish on a metal pad is $0.2 \mu \mathrm{~m}$ to $0.5 \mu \mathrm{~m}$. This finish evaporates during the reflow soldering process and interfacial reactions occur between the solder and metal pad. The ENIG finish consists of $5 \mu \mathrm{~m}$ of electroless nickel and $0.02 \mu \mathrm{~m}$ to $0.05 \mu \mathrm{~m}$ of gold. During reflow soldering, the gold layer dissolves rapidly, followed by reaction between the nickel and solder. It is extremely important to keep the thickness of gold below $0.05 \mu \mathrm{~m}$ to prevent the formation of brittle intermetallic compounds.

## Board Thickness

Typical board thicknesses used in the industry range from 0.4 mm to 1.6 mm and are most applicable for the AD8235. The thickness selected depends on the required robustness of the populated system assembly. The thinner board results in smaller shear stress range, creep shear strain range, and creep strain energy density range in the solder joints under the thermal loading. Therefore, the thinner build-up board leads to longer thermal fatigue life of solder joints [John H. Lau and S.W. Ricky Lee] ${ }^{1}$

## Grounding

The output voltage of the AD8235 is developed with respect to the potential on the reference terminal, REF. To ensure the most accurate output, the trace from the REF pin should either be connected to the AD8235 local ground (see Figure 39) or connected to a voltage that is referenced to the AD8235 local ground (Figure 36).

## REFERENCE TERMINAL

The reference terminal, REF, is at one end of a $210 \mathrm{k} \Omega$ resistor (see Figure 35). The output of the instrumentation amplifier is referenced to the voltage on the REF terminal; this is useful when the output signal needs to be offset to voltages other than common. For example, a voltage source can be tied to the REF pin to level-shift the output so that the AD8235 can interface with an ADC . The allowable reference voltage range is a function of the gain, common-mode input, and supply voltages. The REF pin should not exceed either $+\mathrm{V}_{\mathrm{s}}$ or $-\mathrm{V}_{\mathrm{s}}$ by more than 0.5 V .
For best performance, especially in cases where the output is not measured with respect to the REF terminal, source impedance to the REF terminal should be kept low because parasitic resistance can adversely affect CMRR and gain accuracy. Figure 38 demonstrates how an op amp is configured to provide a low source impedance to the REF terminal when a midscale reference voltage is desired.


Figure 38. Driving the REF Pin

## POWER SUPPLY REGULATION AND BYPASSING

The AD8235 has high power supply rejection ration (PSRR). However, for optimal performance, a stable dc voltage should be used to power the instrumentation amplifier. Noise on the supply pins can adversely affect performance. As in all linear circuits, bypass capacitors must be used to decouple the amplifier.
A $0.1 \mu \mathrm{~F}$ capacitor should be placed close to each supply pin. A $10 \mu \mathrm{~F}$ tantalum capacitor can be used farther away from the part (see Figure 39). In most cases, it can be shared by other precision integrated circuits.


Figure 39. Supply Decoupling, REF, and Output Referred to Ground

[^2]

## INPUT BIAS CURRENT RETURN PATH

The AD8235 input bias current is extremely small at less than 50 pA . Nonetheless, the input bias current must have a return path to common. When the source, such as a transformer, cannot provide a return current path, one should be created (see Figure 40).

## INPUT PROTECTION

All terminals of the AD8235 are protected against ESD. In addition, the input structure allows for dc overload conditions a diode drop above the positive supply and a diode drop below the negative supply. Voltages beyond a diode drop of the supplies cause the ESD diodes to conduct and enable current to flow through the diode. Therefore, an external resistor should be used in series with each of the inputs to limit current for voltages above $+V_{s}$. In either scenario, the AD8235 safely handles a continuous 6 mA current at room temperature.
For applications where the AD8235 encounters extreme overload voltages, as in cardiac defibrillators, external series resistors and low leakage diode clamps, such as BAV199Ls, FJH1100s, or SP720s, should be used.

RF rectification is often a problem in applications where there are large RF signals. The problem appears as a small dc offset voltage. The AD8235, by its nature, has a 3.1 pF gate capacitance, $\mathrm{C}_{\mathrm{G}}$, at each input. Matched series resistors form a natural low-pass filter that reduces rectification at high frequency (see Figure 41). The relationship between external, matched series resistors and the internal gate capacitance is expressed as


Figure 41. RFI Filtering Without External Capacitors

To eliminate high frequency common-mode signals while using smaller source resistors, a low-pass RC network can be placed at the input of the instrumentation amplifier (see Figure 42). The filter limits the input signal bandwidth according to the following relationship:

$$
\begin{aligned}
& \text { FilterFreq }_{\text {DIFF }}=\frac{1}{2 \pi R\left(2 C_{D}+C_{C}+C_{G}\right)} \\
& \text { FilterFreq }_{C M}=\frac{1}{2 \pi R\left(C_{C}+C_{G}\right)}
\end{aligned}
$$

Mismatched Cc capacitors result in mismatched low-pass filters. The imbalance causes the AD8235 to treat what is a commonmode signal as a differential signal. To reduce the effect of mismatched external $C_{C}$ capacitors, select a value of $C_{D}$ greater than $10 \times \mathrm{C}$. This sets the differential filter frequency lower than the common-mode frequency.


Figure 42. RFI Suppression

## COMMON-MODE INPUT VOLTAGE RANGE

The common-mode input voltage range is a function of the input voltages, reference voltage, supplies, and the output of Internal Op Amp A. Figure 35 shows the internal nodes of the AD8235. Figure 20 to Figure 23 show the common-mode voltage ranges for typical supply voltages and gains.

If the supply voltages and reference voltage are not represented in Figure 20 to Figure 23, the following methodology can be used to calculate the acceptable common-mode voltage range:

1. Adhere to the input, output, and reference voltage ranges shown in Table 1 and Table 2.
2. Calculate the output of Internal Op Amp A. The following equation calculates this output:

$$
A=\frac{5}{4}\left(V_{C M}-\frac{V_{D I F F}}{2}\right)-\frac{52.5 k \Omega}{R_{G}} V_{D I F F}-\frac{V_{R E F}}{4}
$$

where:
$V_{\text {DIFF }}$ is defined as the difference in input voltages,
$V_{\text {Diff }}=$ VINP - VINM.
$V_{C M}$ is defined as the common-mode voltage,
$\mathrm{V}_{\mathrm{CM}}=(\mathrm{VINP}+\mathrm{VINM}) / 2$.
If no gain setting resistor, $\mathrm{R}_{\mathrm{G}}$, is installed, set $\mathrm{R}_{\mathrm{G}}$ to infinity.
3. Keep A within 10 mV of either supply rail. This is valid over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

$$
-V_{s}+10 \mathrm{mV}<A<+V_{s}-10 \mathrm{mV}
$$

## APPLICATIONS INFORMATION

## AC-COUPLED INSTRUMENTATION AMPLIFIER

An integrator can be tied to the AD8235 in feedback to create a high-pass filter, as shown in Figure 43. This circuit can be used to reject dc voltages and offsets. At low frequencies, the impedance of the capacitor, C, is high. Therefore, the gain of the integrator is high. DC voltage at the output of the AD8235 is inverted and gained by the integrator. The inverted signal is injected back into the REF pin, nulling the output. In contrast, at high frequencies, the integrator has low gain because the impedance of C is low. Voltage changes at high frequencies are inverted but at a low gain. The signal is injected into the REF pins, but it is not enough to null the output. At very high frequencies, the capacitor appears as a short. The op amp is at unity gain. High frequency signals are, therefore, allowed to pass.
When a signal exceeds $\mathrm{f}_{\text {HIGH-PASS }}$, the AD8235 outputs the highpass filtered input signal.


Figure 43. AC-Coupled Circuit

08211.042

Figure 44. Example Low Power Heart Rate Monitor Schematic

## OUTLINE DIMENSIONS



Figure 45. 11-Ball, Backside-Coated, Wafer Level Chip Scale Package [WLCSP] (CB-11-1)
Dimensions shown in millimeters

| Model ${ }^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :---: | :---: | :---: | :---: | :---: |
| AD8235ACBZ-P7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 11-Ball WLCSP | CB-11-1 | H20 |

[^3]
## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD8235ACBZ-P7 AD8235ACBZ-EVALZ


[^0]:    ${ }^{1}$ Although the specifications of the AD8235 list only low to midrange gains, gains can be set beyond 200.

[^1]:    ${ }^{1}$ Although the specifications of the AD8235 list only low to midrange gains, gains can be set beyond 200.

[^2]:    ${ }^{1}$ John H. Lau and S.W. Ricky Lee, "Effects of Build-Up Printed Circuit Board Thickness on the Solder Joint Reliability of a Wafer Level Chip Scale Package (WLCSP)," IEEE Transactions on Components and Packaging Technologies, Vol.25, No.1, March 2002, pages 3-14.

[^3]:    ${ }^{1} Z=$ RoHS Compliant Part.

