## NCP1252

## Current Mode PWM Controller for Forward and Flyback Applications

The NCP1252 controller offers everything needed to build costeffective and reliable ac-dc switching supplies dedicated to ATX power supplies. Thanks to the use of an internally fixed timer, NCP1252 detects an output overload without relying on the auxiliary Vcc. A Brown-Out input offers protection against low input voltages and improves the converter safety. Finally a SOIC-8 package saves PCB space and represents a solution of choice in cost sensitive project.

## Features

- Peak Current Mode Control
- Adjustable Switching Frequency up to 500 kHz
- Jittering Frequency $\pm 5 \%$ of the Switching Frequency
- Latched Primary Over Current Protection with 10 ms Fixed Delay
- Delay Extended to 150 ms in E Version
- Delayed Operation Upon Start-up via an Internal Fixed Timer (A, B and C versions only)
- Adjustable Soft-start Timer
- Auto-recovery Brown-Out Detection
- UC384X-like UVLO Thresholds
- Vcc Range from 9 V to 28 V with Auto-recovery UVLO
- Internal 160 ns Leading Edge Blanking
- Adjustable Internal Ramp Compensation
- $+500 \mathrm{~mA} /-800 \mathrm{~mA}$ Source / Sink Capability
- Maximum 50\% Duty Cycle: A Version
- Maximum $80 \%$ Duty Cycle: B Version
- Maximum 65\% Duty Cycle: C Version
- Maximum 47.5\% Duty Cycle: D \& E Versions
- Ready for Updated No Load Regulation Specifications
- SOIC-8 and PDIP-8 Packages
- These are $\mathrm{Pb}-$ Free Devices


## Typical Applications

- Power Supplies for PC Silver Boxes, Games Adapter...
- Flyback and Forward Converter

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com

## OFFLINE CONTROLLER



SOIC-8 CASE 751 SUFFIX D


PDIP-8 CASE 626 SUFFIX $P$

PIN CONNECTIONS

(Top View)

MARKING DIAGRAMS

$x \quad=A, B, C, D$ or $E$
A = Assembly Location
$\mathrm{L}, \mathrm{WL}=$ Wafer Lot
Y, YY = Year
$W, W W=$ Work Week

- or G = Pb-Free Package


## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 18 of this data sheet.

## NCP1252



Figure 1. Typical Application
Table 1. PIN FUNCTIONS

| Pin No. | Pin Name | Function | Pin Description |
| :---: | :---: | :---: | :--- |
| 1 | FB | Feedback | This pin directly connects to an optocoupler collector. |
| 2 | BO | Brown-out input | This pin monitors the input voltage image to offer a Brown-out protection. |
| 3 | CS | Current sense | Monitors the primary current and allows the selection of the ramp com- <br> pensation amplitude. |
| 4 | R $_{\mathrm{T}}$ | Timing element | A resistor connected to ground fixes the switching frequency. |
| 5 | GND | - | The controller ground pin. |
| 6 | Drv | Driver | This pin connects to the MOSFET gate |
| 7 | VCC | V $_{\text {CC }}$ | This pin accepts voltage range from 8 V up to 28 V |
| 8 | SSTART | Soft-start | A capacitor connected to ground selects the soft-start duration. The soft <br> start is grounded during the delay timer |

Table 2. MAXIMUM RATINGS TABLE (Notes 1 and 2)

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply voltage, Vcc pin, transient voltage: 10 ms with $\mathrm{I}_{\mathrm{Vcc}}<20 \mathrm{~mA}$ | 30 | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Power Supply voltage, Vcc pin, continuous voltage | 28 | V |
| ${ }^{\text {Vcc }}$ | Maximum current injected into pin 7 | 20 | mA |
| $\mathrm{V}_{\text {DRV }}$ | Maximum voltage on DRV pin | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Maximum voltage on low power pins (except pin 6, 7) | -0.3 to 10 | V |
| $\mathrm{R}_{\text {QJA - PDIP8 }}$ | Thermal Resistance Junction-to-Air - PDIP8 | 131 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {QJA - SOIC8 }}$ | Thermal Resistance Junction-to-Air - SOIC8 | 169 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {J(MAX) }}$ | Maximum Junction Temperature | 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -60 to +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD ${ }_{\text {HBM }}$ | ESD Capability, HBM model | 1.8 | kV |
| $\mathrm{ESD}_{\text {MM }}$ | ESD Capability, Machine Model | 200 | V |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. This device series contains ESD protection and exceeds the following tests: Human Body Model 1800 V per JEDEC Standard JESD22-A114E. Machine Model Method 200 V per JEDEC Standard JESD22-A115A.
2. This device contains latch-up protection and exceeds 100 mA per JEDEC Standard JESD78.


Figure 2. Internal Circuit Architecture

Table 3. ELECTRICAL CHARATERISTICS
( $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=43 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}$. For typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min $/$ max values $\mathrm{T}_{J}=-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY SECTION AND $\mathrm{V}_{\text {cc }}$ MANAGEMENT |  |  |  |  |  |  |
| Startup threshold at which driving pulses are authorized | $\mathrm{V}_{\mathrm{CC}}$ increasing <br> A, B, C versions <br> D \& E versions | $\mathrm{V}_{\text {CC(on) }}$ | $\begin{gathered} 9.4 \\ 13.1 \end{gathered}$ | $\begin{aligned} & 10 \\ & 14 \end{aligned}$ | $\begin{aligned} & 10.6 \\ & 14.9 \end{aligned}$ | V |
| Minimum Operating voltage at which driving pulses are stopped | $\mathrm{V}_{\text {CC }}$ decreasing | $\mathrm{V}_{\mathrm{CC} \text { (off) }}$ | 8.4 | 9 | 9.6 | V |
| Hysteresis between $\mathrm{V}_{\mathrm{CC} \text { (on) }}$ and $\mathrm{V}_{\mathrm{CC}(\text { min })}$ | $A, B$ and $C$ versions $D \& E$ versions | $\mathrm{V}_{\mathrm{CC}(\mathrm{HYS})}$ | $\begin{aligned} & 0.9 \\ & 4.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 5.0 \end{aligned}$ | - | V |
| Start-up current, controller disabled | $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{CC}(\text { on }) \&}^{\text {from zero }} \text { \& } \mathrm{V}_{\mathrm{CC}} \text { increasing }$ | $\mathrm{I}_{\mathrm{CC} 1}$ | - | - | 100 | $\mu \mathrm{A}$ |
| Internal IC consumption, controller switching | $\mathrm{F}_{\text {sw }}=100 \mathrm{kHz}$, DRV $=$ open | $\mathrm{I}_{\mathrm{CC2}}$ | 0.5 | 1.4 | 2.2 | mA |
| Internal IC consumption, controller switching | $\mathrm{F}_{\text {sw }}=100 \mathrm{kHz}, \mathrm{C}_{\text {DRV }}=1 \mathrm{nF}$ | $\mathrm{I}_{\text {CC3 }}$ | 2.0 | 2.7 | 3.5 | mA |

CURRENT COMPARATOR

| Current Sense Voltage Threshold |  | $\mathrm{V}_{\text {ILIM }}$ | 0.92 | 1 | 1.08 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Leading Edge Blanking Duration |  | $\mathrm{t}_{\text {LEB }}$ | - | 160 | - | ns |
| Input Bias Current | (Note 3) | $\mathrm{I}_{\text {bias }}$ | - | 0.02 | - | $\mu \mathrm{A}$ |
| Propagation delay | From CS detected to gate <br> turned off | $\mathrm{t}_{\text {ILIM }}$ | - | 70 | 150 | ns |
| Internal Ramp Compensation Voltage level | $@ 25^{\circ} \mathrm{C}$ (Note 4) | $\mathrm{V}_{\text {ramp }}$ | 3.15 | 3.5 | 3.85 | V |
| Internal Ramp Compensation resistance to CS pin | $@ 25^{\circ} \mathrm{C}$ (Note 4) | $\mathrm{R}_{\text {ramp }}$ | - | 26.5 | - | $\mathrm{k} \Omega$ |

INTERNAL OSCILLATOR

| Oscillator Frequency | $\mathrm{R}_{\mathrm{T}}=43 \mathrm{k} \Omega$ \& DRV pin $=47 \mathrm{k} \Omega$ | fosc | 92 | 100 | 108 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Oscillator Frequency | $\mathrm{R}_{\mathrm{T}}=8.5 \mathrm{k} \Omega$ \& DRV pin $=47 \mathrm{k} \Omega$ | fosc | 425 | 500 | 550 | kHz |
| Frequency Modulation in percentage of fosc | (Note 3) | $\mathrm{f}_{\text {jitter }}$ | - | $\pm 5$ | - | \% |
| Frequency modulation Period | (Note 3) | $\mathrm{T}_{\text {swing }}$ | - | 3.33 | - | ms |
| Maximum operating frequency | (Note 3) | $\mathrm{f}_{\text {MAX }}$ | 500 | - | - | kHz |
| Maximum duty-cycle - A version |  | DC maxA | 45.6 | 48 | 49.6 | \% |
| Maximum duty-cycle - B version |  | $\mathrm{DC}_{\text {maxB }}$ | 76 | 80 | 84 | \% |
| Maximum duty-cycle - C version |  | $\mathrm{DC}_{\text {maxC }}$ | 61 | 65 | 69 | \% |
| Maximum duty-cycle - D \& E versions |  | $\mathrm{DC}_{\text {maxD }}$ | 44.2 | 45.6 | 47.2 | \% |

FEEDBACK SECTION

| Internal voltage division from FB to CS setpoint |  | $\mathrm{FB}_{\text {div }}$ | - | 3 | - | - |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Internal pull-up resistor |  | $\mathrm{R}_{\text {pull-up }}$ | - | 3.5 | - | $\mathrm{k} \Omega$ |
| FB pin maximum current | FB pin = GND | $\mathrm{I}_{\mathrm{FB}}$ | 1.5 | - | - | mA |
| Internal feedback impedance from FB to GND |  | $\mathrm{Z}_{\mathrm{FB}}$ | - | 40 | - | $\mathrm{k} \Omega$ |
| Open loop feedback voltage | FB pin = open | $\mathrm{V}_{\mathrm{FBOL}}$ | - | 6.0 | - | V |
| Internal Diode forward voltage | (Note 3) | $\mathrm{V}_{\mathrm{f}}$ | - | 0.75 | - | V |

## DRIVE OUTPUT

| DRV Source resistance |  | $\mathrm{R}_{\mathrm{SRC}}$ | - | 10 | 30 | $\Omega$ |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| DRV Sink resistance |  | $\mathrm{R}_{\mathrm{SINK}}$ | - | 6 | 19 | $\Omega$ |
| Output voltage rise-time | $\mathrm{V} \mathrm{CC}=15 \mathrm{~V}, \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}$, <br> $10 \mathrm{to} 90 \%$ | $\mathrm{t}_{\mathrm{r}}$ | - | 26 | - | ns |

3. Guaranteed by design
4. $\mathrm{V}_{\text {ramp }}, \mathrm{R}_{\mathrm{ramp}}$ Guaranteed by design

Table 3. ELECTRICAL CHARATERISTICS
( $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=43 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}$. For typical values $\mathrm{T}_{J}=25^{\circ} \mathrm{C}$, for min/max values $\mathrm{T}_{\mathrm{J}}=-25^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted)

| Characteristics | Test Condition | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVE OUTPUT |  |  |  |  |  |  |
| Output voltage fall-time | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF}, \\ 90 \text { to } 10 \% \end{gathered}$ | $\mathrm{t}_{\mathrm{f}}$ | - | 22 | - | ns |
| Clamping voltage (maximum gate voltage) | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=25 \mathrm{~V} \\ \mathrm{R}_{\mathrm{DRV}}=47 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF} \end{gathered}$ | $\mathrm{V}_{\mathrm{CL}}$ | - | 15 | 18 | V |
| High-state voltage drop | $\begin{aligned} \mathrm{V}_{\mathrm{CC}} & =\mathrm{V}_{\mathrm{CC}(\text { min })}+100 \mathrm{mV}, R_{\mathrm{DRV}} \\ & =47 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{DRV}}=1 \mathrm{nF} \end{aligned}$ | $\mathrm{V}_{\text {DRV (clamp) }}$ | - | 50 | 500 | mV |

CYCLE SKIP

| Skip cycle level |  | $\mathrm{V}_{\text {skip }}$ | 0.2 | 0.3 | 0.4 | V |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| Skip threshold Reset |  | $\mathrm{V}_{\text {skip(reset) }}$ | - | $\mathrm{V}_{\text {skip }}+$ <br> $\mathrm{V}_{\text {skip }}(\mathrm{HY}$ <br> S | - | V |
| Skip threshold Hysteresis |  |  | $\mathrm{V}_{\text {skip(HYS })}$ | - | 25 | - |

## SOFT START

| Soft-start charge current | SS pin = GND | $I_{S S}$ | 8.8 | 10 | 11 |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Soft start completion voltage threshold |  | $V_{S S}$ | 3.5 | 4.0 | 4.5 |
| Internal delay before starting the Soft start when <br> $V_{\text {CC(on) }}$ is reached | For A, B and C versions only <br> - No delay for D \& E versions | $S_{\text {SS }}$ delay | 100 | 120 | 155 |

PROTECTION

| Current sense fault voltage level triggering the <br> timer |  | $\mathrm{F}_{\mathrm{CS}}$ | 0.9 | 1 | 1.1 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Timer delay before latching a fault (overload or <br> short circuit) - A/B/C/D versions | When CS pin $>\mathrm{F}_{\mathrm{CS}}$ | $\mathrm{T}_{\text {fault }}$ | 10 | 15 | 20 | ms |
| Timer delay before latching a fault (overload or <br> short circuit) - E version | When CS pin $>\mathrm{F}_{\mathrm{CS}}$ | $\mathrm{T}_{\text {fault }}$ | 120 | 155 | 200 | ms |
| Brown-out voltage |  | $\mathrm{V}_{\mathrm{BO}}$ | 0.974 | 1 | 1.026 | V |
| Internal current source generating the Brown-out <br> hysteresis | $-5^{\circ} \mathrm{C} \leq \mathrm{T}_{J} \leq+125^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{BO}}$ | 8.8 | 10 | 11.2 | $\mu \mathrm{~A}$ |

3. Guaranteed by design
4. $\mathrm{V}_{\text {ramp }}, \mathrm{R}_{\text {ramp }}$ Guaranteed by design

Table 4. SELECTION TABLE

| NCP1252 | Start-up Delay | Duty Ratio Max | VCC Start (Typ.) | Fault Timer (Typ.) | Fault |
| :---: | :---: | :---: | :---: | :---: | :---: |
| A | Yes | $50 \%$ | 10 V | 15 ms | Latched |
| B | Yes | $80 \%$ | 10 V | 15 ms | Latched |
| C | Yes | $65 \%$ | 10 V | 15 ms | Latched |
| D | No | $47.5 \%$ | 14 V | 15 ms | Latched |
| E | No | $47.5 \%$ | 14 V | 150 ms | Latched |

TYPICAL CHARACTERISTICS


Figure 3. Supply Voltage Threshold vs. Junction Temperature (A, B and C Versions)


Figure 5. Supply Voltage $\mathrm{V}_{\mathrm{Cc}(\mathrm{ON})}$ Threshold vs. Junction Temperature (D Version)


Figure 7. Start-up Current (lcc1) vs. Junction Temperature


Figure 4. Supply Voltage Hysteresis vs. Junction Temperature (A, B and C Versions)


Figure 6. Supply Voltage Hysteresis vs. Junction Temperature (D Version)


Figure 8. Supply Current (lcc3) vs. Junction Temperature

TYPICAL CHARACTERISTICS


Figure 9. Supply Current ( $\mathbf{l}_{\mathbf{C c} 3}$ ) vs. Supply Voltage


Figure 11. Leading Edge Blanking Time vs. Junction Temperature


Figure 13. Propagation Delay from CS to DRV vs. Junction Temperature


Figure 10. Current Sense Voltage Threshold vs. Junction Temperature


Figure 12. Leading Edge Blanking Time vs. Supply Voltage


Figure 14. Propagation Delay from CS to DRV vs. Supply Voltage

TYPICAL CHARACTERISTICS


Figure 15. Oscillator Frequency vs. Junction Temperature


Figure 16. Oscillator Frequency vs. Supply Voltage


Figure 17. Oscillator Frequency vs. Oscillator Resistor


Figure 18. Maximum Duty-cycle, A Version vs. Junction Temperature


Figure 19. Maximum Duty-cycle, B Version vs. Junction Temperature

TYPICAL CHARACTERISTICS


Figure 20. Maximum Duty-cycle, C Version vs. Junction Temperature


Figure 22. Drive Sink and Source Resistances vs. Junction Temperature


Figure 24. Drive Clamping Voltage vs. Supply Voltage


Figure 21. Maximum Duty-cycle, D Version vs. Junction Temperature


Figure 23. Drive Clamping Voltage vs. Junction Temperature


Figure 25. Skip Cycle Threshold vs. Junction Temperature

TYPICAL CHARACTERISTICS


Figure 26. Soft Start Current vs. Junction Temperature


Figure 28. Brown Out Voltage Threshold vs. Junction Temperature


Figure 30. Internal Brown Out Current Source vs. Junction Temperature


Figure 27. Soft Start Completion Voltage Threshold vs. Junction Temperature


Figure 29. Brown Out Voltage Threshold vs. Supply Voltage


Figure 31. Internal Brown Out Current Source vs. Supply Voltage

## Application Information

## Introduction

The NCP1252 hosts a high-performance current-mode controller specifically developed to drive power supplies designed for the ATX and the adapter market:

- Current Mode operation: implementing peak current-mode control topology, the circuit offers UC384X-like features to build rugged power supplies.
- Adjustable switching frequency: a resistor to ground precisely sets the switching frequency between 50 kHz and a maximum of 500 kHz . There is no synchronization capability.
- Internal frequency jittering: Frequency jittering softens the EMI signature by spreading out peak energy within a band $\pm 5 \%$ from the center frequency.
- Wide Vcc excursion: the controller allows operation up to 28 V continuously and accepts transient voltage up to 30 V during 10 ms with $\mathrm{IVCC}<20 \mathrm{~mA}$
- Gate drive clamping: a lot of power MOSFETs do not allow their driving voltage to exceed 20 V . The controller includes a low-loss clamping voltage which prevents the gate from going beyond 15 V typical.
- Low startup-current: reaching a low no-load standby power represents a difficult exercise when the controller requires an external, lossy, resistor connected to the bulk capacitor. The start-up current is guaranteed to be less than $100 \mu \mathrm{~A}$ maximum, helping the designer to reach a low standby power level.
- Short-circuit protection: by monitoring the CS pin voltage when it exceeds 1 V (maximum peak current), the controller detects a fault and starts an internal digital timer. On the condition that the digital timer elapses, the controller will permanently latch-off. This allows accurate overload or short-circuit detection which is not dependant on the auxiliary winding. Reset occurs when: a) a BO reset is sensed, b) $\mathrm{V}_{\mathrm{CC}}$ is cycled down to $\mathrm{V}_{\mathrm{CC}(\min )}$ level. If the short circuit or the fault disappear before the fault timer ends, the fault timer is reset only if the CS pin voltage level is below 1 V at least during 3 switching frequency periods. This delay before resetting the fault timer prevents any false or missing fault or over load detection.
- Adjustable soft-start: the soft-start is activated upon a start-up sequence ( $\mathrm{V}_{\mathrm{CC}}$ going-up and crossing
$\left.\mathrm{V}_{\mathrm{CC}(\mathrm{on})}\right)$ after a minimum internal time delay of 120 ms ( $\mathrm{SS}_{\text {delay }}$ ). But also when the brown-out pin is reset without in that case timer delay. This internal time delay gives extra time to the PFC to be sure that the output PFC voltage is in regulation. The soft start pin is grounded until the internal delay is ended. Please note that $\mathrm{SS}_{\text {delay }}$ is present only for $\mathrm{A}, \mathrm{B}$ and C versions.
- Shutdown: if an external transistor brings the BO pin down, the controller is shut down, but all internal biasing circuits are alive. When the pin is released, a new soft-start sequence takes place.
- Brown-Out protection: BO pin permanently monitors a fraction of the input voltage. When this image is below the $\mathrm{V}_{\mathrm{BO}}$ threshold, the circuit stays off and does not switch. As soon the voltage image comes back within safe limits, the pulses are re-started via a start-up sequence including soft-start. The hysteresis is implemented via a current source connected to the BO pin; this current source sinks a current ( $\mathrm{I}_{\mathrm{BO}}$ ) from the pin to the ground. As the current source status depends on the brown-out comparator, it can easily be used for hysteresis purposes. A transistor pulling down the BO pin to ground will shut-off the controller. Upon release, a new soft-start sequence takes place.
- Internal ramp compensation: a simple resistor connected from the CS pin to the sense resistor allows the designer to inject ramp compensation inside his design.
- Skip cycle feature: When the power supply loads are decreasing to a low level, the duty cycle also decreases to the minimum value the controller can offer. If the output loads disappear, the converter runs at the minimum duty cycle fixed by the propagation delay and driving blocks. It often delivers too much energy to the secondary side and it trips the voltage supervisor. To avoid this problem, the FB is allowed to impose the min $\mathrm{t}_{\text {ON }}$ down to $\sim \mathrm{V}_{\mathrm{f}}$ and it further decreases down to $\mathrm{V}_{\text {skip }}$, zero duty cycle is imposed. This mode helps to ensure no-load outputs conditions as requested by recently updated ATX specifications. Please note that the converter first goes to min toN before going to zero duty cycle: normal operation is thus not disturbed. The following figure illustrates the different mode of operation versus the FB pin level.


Figure 32. Mode of Operation versus the FB Pin Level

## Startup Sequence:

The startup sequence is activated when Vcc pin reaches $\mathrm{V}_{\mathrm{CC}(\text { on })}$ level. Once the startup sequence has been activated the internal delay timer ( $\mathrm{SS}_{\text {delay }}$ ) runs (except D version). Only when the internal delay elapses the soft start can be allowed if the BO pin level is above $\mathrm{V}_{\mathrm{BO}}$ level. If the BO pin threshold is reached or as soon as this level will be reached

the soft start is allowed. When the soft start is allowed the SS pin is released from the ground and the current source connected to this pin sources its current to the external capacitor connected on SS pin. The voltage variation of the SS pin divided by 4 gives the same peak current variation on the CS pin.

The following figures illustrate the different startup cases.


Figure 33. Different Startup Sequence Case \#1 \& \#2 - (For A, B and C versions)

With the Case \#1, when the $\mathrm{V}_{\mathrm{CC}}$ pin reaches the $\mathrm{V}_{\mathrm{CC}(\mathrm{on})}$ level, the internal timer starts. As the BO pin level is above the $\mathrm{V}_{\mathrm{BO}}$ threshold at the end of the internal delay, a soft start sequence is started.

With the Case \#2, at the end of the internal delay, the BO pin level is below the $\mathrm{V}_{\mathrm{BO}}$ threshold thus the soft start sequence can not start. A new soft start sequence will start only when the BO pin reaches the $\mathrm{V}_{\mathrm{BO}}$ threshold.


Figure 34. Controller Shuts Down with the Brown Out Pin

When the BO pin is grounded, the controller is shut down and the SS pin is internally grounded in order to discharge the soft start capacitor connected to this pin (Case \#3). If the BO pin is released, when its level reaches the $\mathrm{V}_{\mathrm{BO}}$ level a new soft start sequence happens.

## Soft Start:

As illustrated by the following figure, the rising voltage on the SS pin voltage divided by 4 controls the peak current sensed on the CS pin. Thus as soon as the CS pin voltage becomes higher than the SS pin voltage divided by 4 the driver latch is reset.


Figure 35. Soft Start Principle

The following figure illustrates a soft start sequence.


Figure 36. Soft Start Example

## Brown-Out Protection

By monitoring the level on BO pin, the controller protects the forward converter against low input voltage conditions. When the BO pin level falls below the $\mathrm{V}_{\mathrm{BO}}$ level, the controllers stops pulsing until the input level goes back to normal and resumes the operation via a new soft start sequence.

The brown-out comparator features a fixed voltage reference level ( $\mathrm{V}_{\mathrm{BO}}$ ). The hysteresis is implemented by using the internal current connected between the BO pin and the ground when the BO pin is below the internal voltage reference $\left(\mathrm{V}_{\mathrm{BO}}\right)$.


Figure 37. BO Pin Setup

The following equations show how to calculate the resistors for BO pin.

First of all, select the bulk voltage value at which the controller must start switching ( $\mathrm{V}_{\text {bulkon }}$ ) and the bulk voltage for shutdown ( $\mathrm{V}_{\text {bulkoff }}$ ) the controller.

Where:

- $\mathrm{V}_{\text {bulkon }}=370 \mathrm{~V}$
- $\mathrm{V}_{\text {bulkoff }}=350 \mathrm{~V}$
- $\mathrm{V}_{\mathrm{BO}}=1 \mathrm{~V}$
- $\mathrm{I}_{\mathrm{BO}}=10 \mu \mathrm{~A}$

When BO pin voltage is below $\mathrm{V}_{\mathrm{BO}}$ (internal voltage reference), the internal current source ( $\mathrm{I}_{\mathrm{BO}}$ ) is activated. The following equation can be written:

$$
\begin{equation*}
\mathrm{V}_{\text {bulkON }}=\mathrm{R}_{\mathrm{BOup}}\left(\mathrm{I}_{\mathrm{BO}}+\frac{\mathrm{V}_{\mathrm{BO}}}{\mathrm{R}_{\mathrm{BOlo}}}\right)+\mathrm{V}_{\mathrm{BO}} \tag{eq.1}
\end{equation*}
$$

When BO pin voltage is higher than $\mathrm{V}_{\mathrm{BO}}$, the internal current source is now disabled. The following equation can be written:

$$
\begin{equation*}
V_{\text {BO }}=\frac{V_{\text {bulkoff }} R_{\text {BOlo }}}{R_{\text {BOlo }}+R_{\text {BOup }}} \tag{eq.2}
\end{equation*}
$$

From Equation 2 it can be extracted the $\mathrm{R}_{\mathrm{BOup}}$ :

$$
R_{\text {BOup }}=\left(\frac{V_{\text {bulkoff }}-V_{B O}}{V_{B O}}\right) R_{\text {BOlo }}
$$

Equation 3 is substituted in Equation 1 and solved for $\mathrm{R}_{\mathrm{BOlo}}$, yields:

$$
\begin{equation*}
\mathrm{R}_{\mathrm{BOlo}}=\frac{\mathrm{V}_{\mathrm{BO}}}{\mathrm{I}_{\mathrm{BO}}}\left(\frac{\mathrm{~V}_{\text {bulkon }}-\mathrm{V}_{\mathrm{BO}}}{\mathrm{~V}_{\text {bulkoff }}-\mathrm{V}_{\mathrm{BO}}}-1\right) \tag{eq.4}
\end{equation*}
$$

$\mathrm{R}_{\text {BOup }}$ can be also written independently of $\mathrm{R}_{\text {BOlo }}$ by substituting Equation 4 into Equation 3 as follow:

$$
\begin{equation*}
R_{\text {BOup }}=\frac{V_{\text {bulkon }}-V_{\text {bulkoff }}}{I_{B O}} \tag{eq.5}
\end{equation*}
$$

From Equation 4 and Equation 5, the resistor divider value can be calculated:

$$
\begin{aligned}
& \mathrm{R}_{\text {BOlo }}=\frac{1}{10 \mu}\left(\frac{370-1}{350-1}-1\right)=5731 \Omega \\
& \mathrm{R}_{\text {BOup }}=\frac{370-350}{10 \mu}=2.0 \mathrm{M} \Omega
\end{aligned}
$$

## Short Circuit or Over Load Protection:

A short circuit or an overload situation is detected when the CS pin level reaching its maximum level at 1 V . In that case the fault status is stored in the latch and allows the digital timer count. If the digital timer ends then the fault is latched and the controller permanently stops the pulses on the driver pin.

If the fault is gone before ending the digital timer, the timer is reset only after 3 switching controller periods without fault detection (or when the CS pin $<1 \mathrm{~V}$ during at least 3 switching periods).

If the fault is latched the controller can be reset if a BO reset is sensed or if $\mathrm{V}_{\mathrm{CC}}$ is cycled down to $\mathrm{V}_{\mathrm{CC}(\text { off })}$. The fault timer is typically set to 15 ms for $\mathrm{A} / \mathrm{B} / \mathrm{C}$ and D versions but is extended to 150 ms for the E version.


Figure 38. Short Circuit Detection Example

## Shut Down

There is one possibility to shut down the controller; this possibility consists of grounding the BO pin as illustrated in Figure 37.

## Slope Compensation

Slope compensation is a known mean to cure subharmonic oscillations. These oscillations take place at half of the switching frequency and occur only during

Continuous Conduction Mode (CCM) with a duty-cycle close to and above $50 \%$. To lower the current loop gain, one usually injects between 50 and $100 \%$ of the inductor downslope. Figure 39 depicts how internally the ramp is generated:
The compensation is derived from the oscillator via a buffer. A switch placed between the buffered internal oscillator ramp and $\mathrm{R}_{\text {ramp }}$ disconnects the compensation ramp during the OFF time DRV signal.


Figure 39. Ramp Compensation Setup

In the NCP1252, the internal ramp swings with a slope of:

$$
\begin{equation*}
\mathrm{S}_{\mathrm{int}}=\frac{\mathrm{V}_{\mathrm{ramp}}}{\mathrm{DC}_{\max }} \mathrm{F}_{\mathrm{SW}} \tag{eq.6}
\end{equation*}
$$

In a forward application the secondary-side downslope viewed on a primary side requires a projection over the sense resistor $\mathrm{R}_{\text {sense }}$. Thus:

$$
\begin{equation*}
S_{\text {sense }}=\frac{\left(V_{\text {out }}+V_{f}\right)}{L_{\text {out }}} \frac{N_{s}}{N_{p}} R_{\text {sense }} \tag{eq.7}
\end{equation*}
$$

where:

- $\mathrm{V}_{\text {out }}$ is output voltage level
- $\mathrm{V}_{\mathrm{f}}$ the freewheel diode forward drop
- $\mathrm{L}_{\text {out }}$, the secondary inductor value
- $\mathrm{N}_{\mathrm{s}} / \mathrm{N}_{\mathrm{p}}$ the transformer turn ratio
- $\mathrm{R}_{\text {sense }}$ : the sense resistor on the primary side

Assuming the selected amount of ramp compensation to be applied is $\delta_{\text {comp }}$, then we must calculate the division ratio to scale down $\mathrm{S}_{\text {int }}$ accordingly:

$$
\begin{equation*}
\text { Ratio }=\frac{\mathrm{R}_{\text {sense }} \delta_{\text {comp }}}{\mathrm{S}_{\text {int }}} \tag{eq.8}
\end{equation*}
$$

A few line of algebra determined Rcomp:

$$
\begin{equation*}
R_{\text {comp }}=R_{\text {ramp }} \frac{\text { Ratio }}{1-\text { Ratio }} \tag{eq.9}
\end{equation*}
$$

The previous ramp compensation calculation does not take into account the natural primary ramp created by the transformer magnetizing inductance. In some case illustrated here after the power supply does not need additional ramp compensation due to the high level of the natural primary ramp.

The natural primary ramp is extracted from the following formula:

$$
\begin{equation*}
S_{\text {natural }}=\frac{V_{\text {bulk }}}{L_{\text {mag }}} R_{\text {sense }} \tag{eq.10}
\end{equation*}
$$

Then the natural ramp compensation will be:

$$
\begin{equation*}
\delta_{\text {natural_comp }}=\frac{S_{\text {natural }}}{S_{\text {sense }}} \tag{eq.11}
\end{equation*}
$$

If the natural ramp compensation ( $\delta_{\text {natural_comp }}$ ) is higher than the ramp compensation needed ( $\delta_{\text {comp }}$ ), the power supply does not need additional ramp compensation. If not, only the difference ( $\delta_{\text {comp }}-\delta_{\text {natural_comp }}$ ) should be used to calculate the accurate compensation value.

Thus the new division ratio is:

$$
\begin{equation*}
\text { if } \quad \delta_{\text {natural_comp }}<\delta_{\text {comp }} \Rightarrow \text { Ratio }=\frac{\mathrm{S}_{\text {sense }}\left(\delta_{\text {comp }}-\delta_{\text {natural_comp }}\right)}{\mathrm{S}_{\text {int }}} \tag{eq.12}
\end{equation*}
$$

Then $\mathrm{R}_{\text {comp }}$ can be calculated with the same equation used when the natural ramp is neglected (Equation 9).

## Ramp Compensation Design Example:

2 switch-Forward Power supply specification:

- Regulated output: 12 V
- $\mathrm{L}_{\text {out }}=27 \mu \mathrm{H}$
- $\mathrm{V}_{\mathrm{f}}=0.7 \mathrm{~V}$ (drop voltage on the regulated output)
- Current sense resistor : $0.75 \Omega$
- Switching frequency : 125 kHz
- $\mathrm{V}_{\text {bulk }}=350 \mathrm{~V}$, minimum input voltage at which the power supply works.
- Duty cycle max: $\mathrm{DC}_{\max }=84 \%$
- $\mathrm{V}_{\text {ramp }}=3.5 \mathrm{~V}$, Internal ramp level.
- $\mathrm{R}_{\mathrm{ramp}}=26.5 \mathrm{k} \Omega$, Internal pull-up resistance
- Targeted ramp compensation level: $100 \%$
- Transformer specification:

$$
\begin{aligned}
& -\mathrm{L}_{\mathrm{mag}}=13 \mathrm{mH} \\
& -\mathrm{N}_{\mathrm{S}} / \mathrm{N}_{\mathrm{p}}=0.085
\end{aligned}
$$

Internal ramp compensation level

$$
\mathrm{S}_{\mathrm{int}}=\frac{\mathrm{V}_{\text {ramp }}}{\mathrm{DC} \mathrm{C}_{\max }} \mathrm{F}_{\mathrm{sw}} \Rightarrow \mathrm{~S}_{\mathrm{int}}=\frac{3.5}{0.84} 125 \mathrm{kHz}=520 \mathrm{mV} / \mu \mathrm{s}
$$

Secondary-side downslope projected over the sense resistor is:

$$
S_{\text {sense }}=\frac{\left(V_{\text {out }}+V_{f}\right)}{L_{\text {out }}} \frac{N_{s}}{N_{p}} R_{\text {sense }} \Rightarrow S_{\text {sense }}=\frac{(12+0.7)}{27 \cdot 10^{-6}} 0.085 \times 0.75=29.99 \mathrm{mV} / \mu \mathrm{s}
$$

Natural primary ramp:

$$
S_{\text {natural }}=\frac{V_{\text {bulk }}}{L_{\text {mag }}} R_{\text {sense }} \Rightarrow S_{\text {natural }}=\frac{350}{13 \cdot 10^{-3}} 0.75=20.19 \mathrm{mV} / \mu \mathrm{s}
$$

Thus the natural ramp compensation is:

$$
\delta_{\text {natural_comp }}=\frac{\mathrm{S}_{\text {natural }}}{\mathrm{S}_{\text {sense }}} \Rightarrow \delta_{\text {natural_comp }}=\frac{20.19}{29.99}=67.3 \%
$$

Here the natural ramp compensation is lower than the desired ramp compensation, so an external compensation should be added to prevent sub-harmonics oscillation.

$$
\text { Ratio }=\frac{\mathrm{S}_{\text {sense }}\left(\delta_{\text {comp }}-\delta_{\text {natural_comp }}\right)}{\mathrm{S}_{\text {int }}} \Rightarrow \text { Ratio }=\frac{29.99 \cdot(1.00-0.67)}{520}=0.019
$$

We can know calculate external resistor ( $\mathrm{R}_{\text {comp }}$ ) to reach the correct compensation level.

$$
R_{\text {comp }}=R_{\text {ramp }} \frac{\text { Ratio }}{1-\text { Ratio }} \Rightarrow R_{\text {comp }}=26.5 \cdot 10^{3} \frac{0.019}{1-0.019}=509 \Omega
$$

Thus with $\mathrm{R}_{\text {comp }}=510 \Omega, 100 \%$ compensation ramp is applied on the CS pin.
The following example illustrates a power supply where the natural ramp offers enough ramp compensation to avoid external ramp compensation.

2 switch-Forward Power supply specification:

- Regulated output: 12 V
- $\mathrm{L}_{\text {out }}=27 \mu \mathrm{H}$
- $\mathrm{V}_{\mathrm{f}}=0.7 \mathrm{~V}$ (drop voltage on the regulated output)
- Current sense resistor: $0.75 \Omega$
- Switching frequency: 125 kHz
- $\mathrm{V}_{\text {bulk }}=350 \mathrm{~V}$, minimum input voltage at which the power supply works.
- Duty cycle max: $\mathrm{DC}_{\max }=84 \%$
- $\mathrm{V}_{\text {ramp }}=3.5 \mathrm{~V}$, Internal ramp level.
- $\mathrm{R}_{\text {ramp }}=26.5 \mathrm{k} \Omega$, Internal pull-up resistance
- Targeted ramp compensation level: $100 \%$
- Transformer specification:

$$
\begin{aligned}
& -\mathbf{L}_{\mathbf{m a g}}=7 \mathrm{mH} \\
& -\mathrm{N}_{\mathrm{s}} / \mathrm{N}_{\mathrm{p}}=0.085
\end{aligned}
$$

Secondary-side downslope projected over the sense resistor is:

$$
S_{\text {sense }}=\frac{\left(V_{\text {out }}+V_{f}\right)}{L_{\text {out }}} \frac{N_{s}}{N_{p}} R_{\text {sense }} \Rightarrow S_{\text {sense }}=\frac{(12+0.7)}{27 \cdot 10^{-6}} 0.085 \times 0.75=29.99 \mathrm{mV} / \mu \mathrm{s}
$$

The natural primary ramp is:

$$
S_{\text {natural }}=\frac{V_{\text {bulk }}}{L_{\text {mag }}} R_{\text {sense }} \Rightarrow S_{\text {natural }}=\frac{350}{7 \cdot 10^{-3}} 0.75=37.5 \mathrm{mV} / \mu \mathrm{s}
$$

And the natural ramp compensation will be:

$$
\delta_{\text {natural_comp }}=\frac{S_{\text {natural }}}{S_{\text {sense }}} \Rightarrow \delta_{\text {natural_comp }}=\frac{37.5}{29.99}=125 \%
$$

So in that case the natural ramp compensation due to the magnetizing inductance of the transformer will be enough to prevent any sub-harmonics oscillation in case of duty cycle above $50 \%$.

Table 5. ORDERING INFORMATION

| Device | Version | Marking | Shipping $^{\dagger}$ |
| :--- | :---: | :---: | :---: |
| NCP1252APG | A | $1252 A P$ | 50 Units / Rail |
| NCP1252ADR2G | A | $1252 A$ | $2500 /$ Tape \& Reel |
| NCP1252BDR2G | B | $1252 B$ | $2500 /$ Tape \& Reel |
| NCP1252CDR2G | C | $1252 C$ | $2500 /$ Tape \& Reel |
| NCP1252DDR2G | D | 1252 D | $2500 /$ Tape \& Reel |
| NCP1252EDR2G | E | $1252 E$ | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


SCALE 1:1


$$
\begin{aligned}
& \text { STYLE 1: } \\
& \text { PIN 1. AC IN } \\
& \text { 2. DC }+ \text { IN } \\
& \text { 3. DC }- \text { IN } \\
& \text { 4. AC IN } \\
& \text { 5. GROUND } \\
& \text { 6. OUTPUT } \\
& \text { 7. AUXILIARY } \\
& \text { 8. VCC }
\end{aligned}
$$

PDIP-8
CASE 626-05
ISSUE P
DATE 22 APR 2015

NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACKAGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
3. DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH

DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD
NOT TO EXCEED 0.10 INCH
NOT TO EXCEED 0.10 INCH.
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
5. DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM
PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR to datum C.
6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE LEADS UNCONSTRAINED.
7. DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
8. PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE CORNERS).

|  | INCHES |  | MILLIMETERS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | ---- | 0.210 | --- | 5.33 |  |  |
| A1 | 0.015 | ---- | 0.38 | --- |  |  |
| A2 | 0.115 | 0.195 | 2.92 | 4.95 |  |  |
| b | 0.014 |  | 0.022 | 0.35 |  | 0.56 |
| b2 | 0.060 TYP |  | 1.52 TYP |  |  |  |
| C | 0.008 | 0.014 | 0.20 | 0.36 |  |  |
| D | 0.355 | 0.400 | 9.02 | 10.16 |  |  |
| D1 | 0.005 | ---- | 0.13 | --- |  |  |
| E | 0.300 | 0.325 | 7.62 | 8.26 |  |  |
| E1 | 0.240 | 0.280 | 6.10 | 7.11 |  |  |
| e | 0.100 | BSC | 2.54 | BSC |  |  |
| eB | ---- | 0.430 | --- | 10.92 |  |  |
| L | 0.115 | 0.150 | 2.92 | 3.81 |  |  |
| M | ---- | $10^{\circ}$ | --- | $10^{\circ}$ |  |  |

GENERIC
MARKING DIAGRAM*


XXXX = Specific Device Code
A = Assembly Location
WL = Wafer Lot
YY = Year
WW = Work Week
$\mathrm{G} \quad=\mathrm{Pb}-$ Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, "G" or microdot " $\bullet$ ", may or may not be present.

| DOCUMENT NUMBER: | 98ASB42420B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | PDIP-8 | PAGE 1 OF 1 |

ON Semiconductor and (iN) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.


SOIC-8 NB
CASE 751-07
ISSUE AK
SCALE 1:1
NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
. CONTROLLING DIMENSION: MILLIMETER.
2. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
3. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
4. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
5. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
|  | 4.80 | 5.00 | 0.189 | 0.197 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.053 | 0.069 |
| D | 0.33 | 0.51 | 0.013 | 0.020 |
| G | 1.27 BSC |  | 0.050 BSC |  |
| H | 0.10 | 0.25 | 0.004 | 0.010 |
| J | 0.19 | 0.25 | 0.007 | 0.010 |
| K | 0.40 | 1.27 | 0.016 | 0.050 |
| M | 0 | $0^{\circ}$ | $8^{\circ}$ | 0 |
|  | $\circ$ | 8 |  |  |
| N | 0.25 | 0.50 | 0.010 | 0.020 |
| S | 5.80 | 6.20 | 0.228 | 0.244 |

GENERIC
MARKING DIAGRAM*



XXXXX = Specific Device Code
A = Assembly Location
L Wafer Lot
= Year
= Work Week
= Pb-Free Package
*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-\mathrm{Free}$ indicator, " G " or microdot " $\mathrm{=}$ ", may or may not be present. Some products may not follow the Generic Marking.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## STYLES ON PAGE 2

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. <br> Printed versions are uncontroled except when stamped "CONTROLLED COPY" in red. |
| ---: | :--- | :--- | :--- |
| DESCRIPTION: | SOIC-8 NB | PAGE 1 OF 2 |

[^0] special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

SOIC-8 NB
CASE 751-07
ISSUE AK
DATE 16 FEB 2011

STYLE

| PIN 1. | EMITTER |
| ---: | :--- |
| 2. | COLLECTOR |
| 3. | COLLECTOR |
| 4. | EMITTER |
| 5. | EMITTER |
| 6. | BASE |
| 7. | BASE |
| 8. | EMITTER |
| STYLE 5: |  |
| PIN 1. | DRAIN |
| 2. | DRAIN |
| 3. | DRAIN |
| 4. | DRAIN |
| 5. | GATE |
| 6. | GATE |
| 7. | SOURCE |
| 8. | SOURCE |

STYLE 9:
PIN 1. EMITTER, COMMON
COLLECTOR, DIE \#1 COLLECTOR, DIE \#2 EMITTER, COMMON EMITTER, COMMON BASE, DIE \#2
BASE, DIE \#1
8. EMITTER, COMMON

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE

GATE
DRAIN
DRAIN
DRAIN
8. DRAIN

STYLE 17:
PIN 1. VCC
V2OUT
V10UT
V10UT
TXE
RXE
VEE
8. ACC

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3

CATHODE 4
CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 25:
PIN 1. VIN
2. $N / C$

REXT
GND
IOUT
IOUT
IOUT
8. IOUT

## STYLE 29:

PIN 1. BASE, DIE \#
EMITTER, \#1
BASE, \#2
. EMITTER, \#2
5. COLLECTOR, \#2
6. COLLECTOR, \#2
7. COLLECTOR, \#1
7. COLLECTOR, \#1

STYLE
PIN 1. COLIECTOR, DIE,
2. COLLECTOR, \#1
3. COLLECTOR, \#2

COLLECTOR, \#2
BASE, \#2
. EMITTER, \#2
7. BASE, \#1
8. EMITTER, \#1

STYLE 6:
PIN 1. SOURCE
DRAIN
3. DRAIN
4. SOURCE

SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT

GROUND
GROUND
BIAS 2
7. INPUT
8. GROUND

STYLE 14:
PIN 1. N-SOURCE
2. N-GATE

P-SOURCE
P-GATE
5-DRAIN
. P-DRAIN
7. N -DRAIN
8. N-DRAIN

STYLE 18
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 22 :
PIN 1. I/O LINE
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 26:
PIN 1. GND
2. $\mathrm{dv} / \mathrm{dt}$
3. ENABLE
4. ILIMIT
5. SOURCE

SOURCE
7. SOURCE

STYLE 30
PIN 1. DRAIN 1
. DRAIN 1
. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
. SOURCE 1/DRAIN 2
SOURCE 1/DRAIN 2
8. GATE 1

STYLE 3
STYLE
N 1. DRAIN, DIE
2. DRAIN, \#1
3. DRAIN, \#2
4. DRAIN, \#2
5. GATE, \#2
7. GATE, \#1
8. SOURCE, \#1

## STYLE 7

PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

## STYLE 11:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN
8. DRAIN 1

## STYLE 15:

PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

## STYLE 19:

PIN 1. SOURCE
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

## STYLE 23:

PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
8. COMMON CATHODE

## STYLE 8:

PIN 1. COLLECTOR, DIE \#1
2. BASE, \#1
3. BASE, \#2
4. COLLECTOR, \#2
5. COLLECTOR, \#2
6. EMITTER, \#2
7. EMITTER, \#1
8. COLLECTOR, \#1

## STYLE 12

PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 16:

PIN 1. EMITTER, DIE \#1
2. BASE, DIE \#1
3. EMITTER, DIE \#2
3. EMITTER, DIE
4. BASE, DIE \#2
4. BASE, DIE \#2
6. COLLECTOR, DIE \#2
7. COLLECTOR, DIE \#1
8. COLLECTOR, DIE \#1

## STYLE 20:

PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

## STYLE 24:

PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

## STYLE 28:

PIN 1. SW_TO_GND
2. DASIC $\bar{O} F F$
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBUULK
7. VBULK
8. VIN

| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| :---: | :---: | :---: |
| DESCRIPTION: | SOIC-8 NB | - PAGE 2 OF2 |

onsemi and OnSeMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.
onsemi, OnSeMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that onsemi was negligent regarding the design or manufacture of the part. onsemi is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales


[^0]:    onsemi and OnSemi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation

