


ESDLIN1524BJ

Datasheet

Automotive LIN bus ESD protection in SOD323



SOD323 (SC-76)



Р	roduct status link	
	ESDLIN1524BJ	

Features



- Asymetrical bidirectional ESD protection
- Low leakage current (I_R max. < 50 nA at V_{RM})
- Stand-off voltage:
 - -15 V (to comply with reverse battery)
 - +24 V (to comply with jump start)
- High ESD protection level: up to 30 kV
- ECOPACK2 RoHS compliant component

Complies with the following standards

- UL94, V0
- J-STD-020 MSL level 1
- IPC7531 footprint and JEDEC registered package
- ISO 16750-2 (jump start and reversed battery tests)
- ISO 10605 C = 150 pF, R = 330 Ω:
 - ±30 kV (air discharge)
 - ±30 kV (contact discharge)
- ISO 10605 C = 330 pF, R = 330 Ω:
 - ± 30 kV (air discharge)
 - ± 30 kV (contact discharge)
- ISO 7637-3:
 - Pulse 3a: -150 V
 - Pulse 3b: +150 V
 - Pulse 2a: +/- 85 V
- ISO 17987-7 (LIN bus)
- SAE J3076 (CXPI bus)

Description

The ESDLIN1524BJ is an asymmetrical TVS diode designed to protect one local interconnect network (LIN) bus and clock extension peripheral interface (CXPI) against electrostatic discharge (ESD) and other transient surges such as those defined in ISO 7637-3.

The SOD323 is a small package that saves space on high density printed circuit board.



1 Characteristics


Symbol		Parameter		
		ISO 10605 - C = 150 pF, R = 330 Ω:		
		Contact discharge	±30	
M	Deale and a configure	Air discharge	±30	1.3.7
V _{PP}	Peak pulse voltage	ISO 10605 - C = 330 pF, R = 330 Ω:		kV
		Contact discharge	±30	
		Air discharge	±30	
P _{PP}	Peak pulse power dissipation (8/20 µs)		160	W
T _{stg}	Storage temperature range		-65 to +175	°C
Тj	Operating junction temperature range		-40 to +150	°C
TL	Maximum lead temperature for soldering during 10 s		260	°C

Table 1. Absolute maximum ratings (T_{amb} = 25 °C)

Figure 1. Electrical characteristics (definitions)

V _{RM}	Stand-off voltage
I _{RM}	Leakage current @ V _{RM}
V_{BR}	Breakdown voltage
V _{CL}	Clamping voltage
I _{PP}	Peak pulse current
αΤ	Voltage temperature coefficient
R _D	Dynamic resistance

R_D Dynamic resi C Capacitance



Symbol	Parameter	Test	condition	Min.	Тур.	Max.	Unit
\/	From pin 2 to pin 1	$l_{-} = 5 \text{ m} \Lambda t$	50 mc	25.4	27.8	30.3	V
V _{BR}	From pin 1 to pin 2	IR – 5 IIIA, ip <	I _R = 5 mA, t _p < 50 ms		18.9	20.3	v
	From pin 2 to pin 1	V _{RM} = 24 V	V _{RM} = 24 V V _{RM} = 15 V		4	50	- 0
I _{RM}	From pin 1 to pin 2	V _{RM} = 15 V			- 1	50	nA
	From pin 2 to pin 1	I _{PP} = 1 A			40		
V _{CL}	From pin 1 to pin 2	I _{PP} = 3 A	I _{PP} = 3 A I _{PP} = 1 A 8/20 μs			50	N/
	From pin 2 to pin 1	I _{PP} = 1 A				25	V
	From pin 1 to pin 2	I _{PP} = 5 A				35	
С	V _R = 0 V, f = 1 MHz				16	20	pF
-T(1)(2)	T ⁽¹⁾⁽²⁾ From pin 2 to pin 1 From pin 1 to pin 2					9.6	10-4/20
αι(.)(2)						8.8	10 ⁻⁴ /°C

Table 2. Electrical characteristics (T_{amb} = 25° C, unless otherwise specified)


1. Connections done according to Figure 2.

2. To calculate V_{BR} or V_{CL} versus junction temperature, use the following formulas:

• V_{BR} at $T_J = V_{BR}$ at 25 °C x (1 + $\alpha T x (T_J - 25)$)


• V_{CL} at $T_J = V_{CL}$ at 25 °C x (1 + $\alpha T x (T_J - 25)$).


Figure 2. Clamping test conditions






1.1 Characteristics (curves)










Figure 6. Junction capacitance versus line voltage, 24 V side







Figure 8. ESD response to ISO 10605 -C = 150 pF, R = 330 Ω (+8 kV contact discharge)









57

2 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

2.1 Package information





Figure 13. SOD323 package outline


Table 3. SOD323 package mechanical data


	Dimensions			
Ref.	Millimeters			
	Min.	Max.		
A		1.17		
A1	0.00	0.10		
A2	0.93	1.01		
b	0.25	0.44		
с	0.10	0.25		
D	1.52	1.80		
E	1.11	1.45		
HD	2.30	2.70		
L	0.10	0.46		
Q1	0.10	0.41		



2.2 Packing information







DS489	96 - Rev 5
Downloaded from	Arrow.com.







Figure 21. Tape outline



Note: Pocket dimensions are not on scale Pocket shape may vary depending on package

Table 4. Tape dimension values

	Dimensions				
Ref.	Millimeters				
	Min.	Тур.	Max.		
D0	1.50	1.55	1.60		
D1	1.00				
F	3.45	3.50	3.55		
К0	1.12	1.22	1.32		
P0	3.90	4.00	4.10		
P1	3.90	4.00	4.10		
P2	1.95	2.00	2.05		
W	7.90	8.00	8.30		


DS4896 - Rev 5		
Downloaded from	Arrow.com.	

3 Recommendations on PCB assembly

3.1 Footprint

57


Figure 22. Recommended footprint in mm



3.2 Stencil opening design

Stencil opening thickness: 75 to 125 μm / 3 to 5 mils Pad stencil aperture ratio: 90%

Figure 23. Stencil opening recommendations



3.3 Solder paste

- 1. Halide-free flux, qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste recommended.
- 3. Offers a high tack force to resist component movement during high speed.
- 4. Use solder paste with fine particles: powder particle size is 20-38 µm.

3.4 Placement


- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering.
- 3. Standard tolerance of ±0.05 mm is recommended.
- 4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

3.5 PCB design preference

- 1. To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is paste printing, pick and place and reflow soldering by using optimized tools.

3.6 Reflow profile

Figure 24. ST ECOPACK recommended soldering reflow profile for PCB mounting



Note:

Minimize air convection currents in the reflow oven to avoid component movement. O₂ rate inside the oven must be below 500 ppm. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.



4 Ordering information

Order code	Marking ⁽¹⁾	Package	Weight	Base qty.	Delivery mode
ESDLIN1524BJ	24	SOD 323	5 mg	3000	Tape and reel
ESDLIN1524BJ-HQ	24	SOD 323	5 mg	10000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assembly location

Revision history

Table 6. Document revision history

Date	Version	Changes
28-Aug-2006	1	Initial release.
22-Sep-2006	2	Added Figure 6 Placement and layout recommendations
18-Jan-2013	3	Updated Table6. Added Figure 10 and Figure 11.
		Updated title and cover page.
		Updated Table 1: "Absolute maximum ratings (limiting values) Tamb = 25° C" and Table 3: "Electrical characteristics (T _{amb} = 25° C)".
17-Oct-2017	4	Added Figure 8: "Response to ISO 7637-3 pulse 3a (Us = -150 V)", Figure 9: "Response to ISO 7637-3 pulse 3b (Us = 100 V)", Figure 10: "ESD response to ISO 16605 (C = 150 pF, R = 330 Ω , 8 kV contact)" and Figure 11: "ESD response to ISO 16605 (C = 150 pF, R = 330 Ω , 8 kV contact)".
		Minor text changes to improve readability.
29-Dec-2021	5	Added reel definitions.
20-000-2021	5	Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved