

---

## 2.5V, 2.0 GHz Any Differential IN-to-LVDS Programmable Clock Divider and 1:2 Fanout Buffer with Internal Termination

---

### Features

- Integrated programmable clock divider and 1:2 fanout buffer
- Guaranteed AC performance over temperature and voltage:
  - > 2.0 GHz  $f_{MAX}$
  - < 200 ps  $t_r/t_f$
  - < 15 ps within device skew
- Low jitter design:
  - < 10 ps<sub>PP</sub> total jitter
  - < 1 ps<sub>RMS</sub> cycle-to-cycle jitter
- Unique input termination and VT Pin for DC-coupled and AC-coupled Inputs; CML, PECL, LVDS, and HSTL
- LVDS compatible outputs
- TTL/CMOS inputs for select and reset
- Parallel programming capability
- Programmable divider ratios of 1, 2, 4, 8 and 16
- Low voltage operation 2.5V
- Output disable function
- -40°C to 85°C temperature range
- Available in 16-pin (3 mm × 3 mm) VQFN package

### Applications

- SONET/SDH Line Cards
- Transponders
- High-end Multiprocessor Servers


### General Description

This low-skew, low-jitter device is capable of accepting a high-speed (e.g., 622 MHz or higher) CML, LVPECL, LVDS or HSTL clock input signal and dividing down the frequency using a programmable divider to create a lower speed version of the input clock. Available divider ratios are 2, 4, 8, and 16, or straight pass-through.

The differential input buffer has a unique internal termination design that allows access to the termination network through a VT pin. This feature allows the device to easily interface to different logic standards. A  $V_{REF-AC}$  reference is included for AC-coupled applications.


The /RESET input asynchronously resets the divider. In the pass-through function (divide by 1) the /RESET synchronously enables or disables the outputs on the next falling edge of IN (rising edge of /IN).

### Package Type




# SY89875U

## Functional Block Diagram



## Typical Performance



## 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings<sup>†</sup>

Supply Voltage ( $V_{CC}$ ) .....	-0.5V to +4.0V
Input Voltage ( $V_{IN}$ ) .....	-0.5V to $V_{CC}+0.3$
ECL Output Current ( $I_{OUT}$ ), Continuous .....	50 mA
ECL Output Current ( $I_{OUT}$ ), Surge .....	100 mA
Input Current IN, /IN ( $I_{IN}$ ) .....	$\pm 50$ mA
VT Current ( $I_{VT}$ ) .....	$\pm 100$ mA
VREF-AC Sink/Source Current ( $I_{VREF-AC}$ ), <a href="#">Note 1</a> .....	$\pm 2$ mA

### Operating Ratings<sup>††</sup>

Supply Voltage ( $V_{CC}$ ) .....	+2.5V $\pm 5\%$
-----------------------------------	-----------------

**† Notice:** Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**†† Notice:** The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.

**Note 1:** Due to the limited drive capability, use for input of the same package only.

**TABLE 1-1: DC ELECTRICAL CHARACTERISTICS**

All values applicable for when  $T_A = -40^\circ C$  to  $+85^\circ C$  unless otherwise stated. ([Note 1](#), [Note 2](#))

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Power Supply	$V_{CC}$	2.375	—	2.625	V	—
Power Supply Current	$I_{CC}$	—	70	95	mA	No load, max. $V_{CC}$
Differential Input Resistance (IN-to-/IN)	$R_{IN}$	90	100	110	$\Omega$	—
Input High Voltage (IN, /IN)	$V_{IH}$	0.1	—	$V_{CC} + 0.3$	V	<a href="#">Note 3</a>
Input Low Voltage (IN, /IN)	$V_{IL}$	-0.3	—	$V_{IH} - 0.1$	V	<a href="#">Note 3</a>
Input Voltage Swing	$V_{IN}$	0.1	—	$V_{CC}$	V	<a href="#">Note 4</a>
Differential Input voltage Swing	$V_{DIFF\_IN}$	0.2	—	—	V	<a href="#">Note 5</a>
Input Current (IN, /IN)	$ I_{IN} $	—	—	45	mA	<a href="#">Note 3</a>
Reference Voltage	$V_{REF-AC}$	$V_{CC} - 1.525$	$V_{CC} - 1.425$	$V_{CC} - 1.325$	V	<a href="#">Note 6</a>

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

- 2:** Specification for packaged product only.
- 3:** Due to the internal termination (see [Figure 8-1](#)), the input current depends on the applied voltages at IN, /IN and  $V_T$  inputs. Do not apply a combination of voltages that causes the input current to exceed the maximum limit.
- 4:** See [Section 6.0, Timing Diagram](#) for  $V_{IN}$  definition.  $V_{IN}$  (Max) is specified when  $V_T$  is floating.
- 5:** See [Section 3.0, Typical Operating Characteristics](#) for  $V_{DIFF}$  definition.
- 6:** Operating using  $V_{IN}$  is limited to AC-coupled PECL or CML applications only. Connect directly to VT pin.

# SY89875U

---

**TABLE 1-2: LVDS DC ELECTRICAL CHARACTERISTICS**

$V_{CC} = +2.5V \pm 5\%$ and $T_A = -40^\circ C$ to $+85^\circ C$ , unless otherwise stated. ( <a href="#">Note 1</a> , <a href="#">Note 2</a> )						
Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Output Voltage Swing	$V_{OUT}$	250	350	400	mV	<a href="#">Note 3, Note 4</a>
Output High Voltage	$V_{OH}$	—	—	1.475	V	<a href="#">Note 3</a>
Output Low Voltage	$V_{OL}$	0.925	—	—	V	<a href="#">Note 3</a>
Output Common Mode Voltage	$V_{OCM}$	1.125	—	1.375	V	<a href="#">Note 4</a>
	$\Delta V_{OCM}$	-50	—	50	mV	—

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

**2:** Specification for packaged product only.

**3:** Measured as per [Figure 8-1](#), 100Ω across Q and /Q outputs.

**4:** Measured as per [Figure 8-2](#).

**TABLE 1-3: LVTTL/CMOS DC ELECTRICAL CHARACTERISTICS**

$V_{CC} = +2.5V \pm 5\%$ and $T_A = -40^\circ C$ to $+85^\circ C$ , unless otherwise stated. ( <a href="#">Note 1</a> , <a href="#">Note 2</a> )						
Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Input HIGH Voltage	$V_{IH}$	2.0	—	—	V	—
Input LOW Voltage	$V_{IL}$	—	—	0.8	V	—
Input HIGH Current	$I_{IH}$	-125	—	20	μA	—
Input LOW Current	$I_{IL}$	—	—	-300	μA	—

**Note 1:** The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

**2:** Specification for packaged product only.

**TABLE 1-4: AC ELECTRICAL CHARACTERISTICS**

$V_{CC} = +2.5V \pm 5\%$ and $T_A = -40^\circ C$ to $+85^\circ C$ , unless otherwise stated. ( <a href="#">Note 1</a> , <a href="#">Note 2</a> )						
Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
Maximum Operating Frequency	$f_{MAX}$	2.0	2.5	—	GHz	Output Swing >200 mV
Differential Propagation Delay (IN-to-Q)	$t_{pd}$	590	690	870	ps	Input Swing <400 mV
		540	690	820	ps	Input Swing >200 mV
Within-Device Skew	$t_{SKEW}$	—	5	15	ps	<a href="#">Note 3</a>
Part-to-Part Skew		—	—	280	ps	<a href="#">Note 3</a>
Reset Recovery Time	$t_{RR}$	600	—	—	ps	<a href="#">Note 4</a>
Cycle-to-Cycle Jitter)	$t_{JITTER}$	—	—	1	$ps_{RMS}$	<a href="#">Note 5</a>
Total Jitter		—	—	10	$ps_{PP}$	<a href="#">Note 6</a>
Rise/Fall Time (20% to 80%)	$t_r, t_f$	70	120	200	ps	—

**Note 1:** Measured with 400 mV input signal, 50% duty cycle, all outputs loaded with  $100\Omega$  across each output pair, unless otherwise stated.

**2:** Specification for packaged product only.

**3:** Skew is measured between outputs under identical transitions.

**4:** See [Section 6.0, Timing Diagram](#).

**5:** Cycle-to-cycle jitter definition: the variation in period between adjacent cycles over a random sample of adjacent cycle pairs.  $T_{JITTER\_CC} = T_n - T_{n+1}$ , where  $T$  is the time between rising edges of the output signal.

**6:** Total jitter definition: with an ideal clock input of frequency -  $f_{MAX}$ , no more than one output edge in  $10^{12}$  output edges will deviate by more than the specified peak-to-peak jitter value.

**TABLE 1-5: TEMPERATURE SPECIFICATIONS**

Parameter	Symbol	Min.	Typ.	Max.	Units	Conditions
<b>Temperature Range</b>						
Operating Ambient Temperature	$T_A$	-40	—	+85	°C	—
Lead Temperature	$T_{LEAD}$	—	+260	—	°C	Soldering, 20 sec.
Storage Temperature	$T_S$	-65	—	+150	°C	—
<b>Package Thermal Resistance</b>						
VQFN, Still Air	$\theta_{JA}$	—	+60	—	°C/W	—
VQFN, 500 lfpm		—	+54	—	°C/W	—
VQFN, Junction-to-Board ( <a href="#">Note 1</a> )	$\Psi_{JB}$	—	+32	—	°C/W	—

**Note 1:** Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the pcb.

# SY89875U

---

## 2.0 PIN DESCRIPTIONS

The descriptions of the pins are listed in [Table 2-1](#).

**TABLE 2-1: PIN FUNCTION TABLE**

Pin Number	Pin Name	Description
12, 9	IN, /IN	<b>Differential Input:</b> Internal 50Ω termination resistors to VT input. Flexible input accepts any differential input. See <a href="#">Section 9.0, Input Interface Applications</a> .
1, 2, 3, 4	Q0, /Q0 Q1, /Q1	<b>Differential Buffered LVDS Outputs:</b> Divided by 1, 2, 4, 8 or 16. See <a href="#">Table 2-2</a> . Unused output pairs must be terminated with 100Ω across the different pair.
16, 15, 5	S0, S1, S2	<b>Select Pins:</b> See <a href="#">Table 2-2</a> . LVTTL/CMOS logic levels. Internal 25 kΩ pull-up resistor. Logic HIGH if left unconnected (divided by 16 mode). Input threshold is $V_{CC}/2$ .
6	NC	<b>No Connect.</b>
8	/RESET, /DISABLE	<b>LVTTL/CMOS Logic Levels:</b> Internal 25 kΩ pull-up resistor. Logic HIGH if left unconnected. Apply LOW to reset the divider (divided by 2, 4, 8, or 16 mode). Also acts as a disable/enable function. The reset and disable function occurs on the next high-to-low clock input transition. Input threshold is $V_{CC}/2$ .
10	VREF-AC	<b>Reference Voltage:</b> Equal to $V_{CC} - 1.4V$ (approx.). Used for AC-coupled applications only. Decouple the VREF-AC pin with a 0.01 μF capacitor. See <a href="#">Section 9.0, Input Interface Applications</a> .
11	VT	<b>Termination Center-Tap:</b> For CML or LVDS inputs, leave this pin floating. Otherwise, See <a href="#">Section 9.0, Input Interface Applications</a> .
7, 14	VCC	<b>Positive Power Supply:</b> Bypass with 0.1 μF    0.01 μF low ESR capacitor.
13	GND Exposed	<b>Ground.</b> Exposed pad must be connected to the same potential as the GND pin.


**TABLE 2-2: TRUTH TABLE**

/RESET ( <a href="#">Note 1</a> )	S2	S1	S0	Outputs
1	0	X	X	Reference Clock (pass through)
1	1	0	0	Reference Clock ÷2
1	1	0	1	Reference Clock ÷4
1	1	1	0	Reference Clock ÷8
1	1	1	1	Reference Clock ÷16
0 ( <a href="#">Note 1</a> )	X	X	X	Q = LOW, /Q = HIGH Clock Disable


**Note 1:** Reset/Disable function is asserted on the next clock input (IN, /IN) high-to-low transition.

### 3.0 TYPICAL OPERATING CHARACTERISTICS


$V_{CC} = 2.5V$  and  $T_A = 25^\circ C$ , unless otherwise stated.




**FIGURE 3-1: OUTPUT AMPLITUDE VS. FREQUENCY.**



**FIGURE 3-3: IN TO Q PROPAGATION DELAY VS. TEMPERATURE.**



**FIGURE 3-2: IN TO Q PROPAGATION DELAY VS. INPUT SWING.**



**FIGURE 3-4: OUTPUT DUTY CYCLE VS. FREQUENCY.**

# SY89875U

---

## 4.0 TYPICAL FUNCTIONAL CHARACTERISTICS

$V_{CC} = 2.5V$  and  $T_A = 25^\circ C$ , unless otherwise stated.




FIGURE 4-1: 622 MHZ OUTPUT.




FIGURE 4-3: 2.5 GHZ OUTPUT.





FIGURE 4-2: 1.25 GHZ OUTPUT.


## 5.0 LVDS OUTPUTS

LVDS (Low Voltage Differential Swing) specifies a small swing of 350 mV typical, on a nominal 1.25V common mode above ground. The common mode voltage has tight limits to permit large variations in

ground between an LVDS driver and receiver. Also, change in common mode voltage, as a function of data input, is also kept tight to keep EMI low.



**FIGURE 5-1:** LVDS DIFFERENTIAL MEASUREMENT.



**FIGURE 5-2:** LVDS COMMON MODE MEASUREMENT.

# SY89875U

---

## 6.0 TIMING DIAGRAM






FIGURE 6-1: TIMING DIAGRAM.

## 7.0 SINGLE-ENDED AND DIFFERENTIAL SWINGS



**FIGURE 7-1:** SINGLE-ENDED SWING.



**FIGURE 7-2:** DIFFERENTIAL SWING.

# SY89875U

---

## 8.0 INPUT INTERFACE BUFFERS




FIGURE 8-1: SIMPLIFIED DIFFERENTIAL INPUT BUFFER.






FIGURE 8-2: SIMPLIFIED TTL/CMOS INPUT BUFFER.


## 9.0 INPUT INTERFACE APPLICATIONS




**FIGURE 9-1:** DC-COUPLED CML INPUT INTERFACE.




**FIGURE 9-4:** AC-COUPLED PECL INPUT INTERFACE.




**FIGURE 9-2:** AC-COUPLED CML INPUT INTERFACE.



**FIGURE 9-5:** DC-COUPLED LVDS INPUT INTERFACE.



**FIGURE 9-3:** DC-COUPLED PECL INPUT INTERFACE.




**FIGURE 9-6:** DC-COUPLED HSTL INPUT INTERFACE.

# SY89875U

---

## 10.0 PACKAGING INFORMATION

### 10.1 Package Marking Information



**Legend:** XX...X Product code or customer-specific information

W Week code

NNN Alphanumeric traceability code (week)

\* This package is Pb-free. The Pb-free JEDEC designator can be found on the outer packaging for this package.


• Pin one index is identified by a dot

**Note:** In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Package may or may not include the corporate logo.

Underbar (\_) and/or Overbar (") symbol may not be to scale.

16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



# SY89875U

## 16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Terminals		N		16
Pitch		e		0.50 BSC
Overall Height		A		0.80    0.90    1.00
Standoff		A1		0.00    0.02    0.05
Terminal Thickness		A3		0.203 REF
Overall Length		D		3.00 BSC
Exposed Pad Length		D2		1.50    1.55    1.60
Overall Width		E		3.00 BSC
Exposed Pad Width		E2		1.50    1.55    1.60
Terminal Width		b		0.18    0.23    0.28
Terminal Length		L		0.35    0.40    0.45
Terminal-to-Exposed-Pad		K		0.33 REF

Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated
3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

## 16-Lead 3 mm × 3 mm VQFN [NCA] Package Outline and Recommended Land Pattern

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



## RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch		0.50 BSC		
Contact Pad Width	X2			1.60
Contact Pad Length	Y2			1.60
Contact Pad Spacing	C1	2.72		
Contact Pad Spacing	C2	2.72		
Contact Pad Width (Xnn)	X1			0.23
Contact Pad Length (Xnn)	Y1			0.48
Contact Pad to Center Pad (Xnn)	G1	0.32		
Contact Pad to Contact Pad (Xnn)	G2	0.27		

## Notes:

- Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

# **SY89875U**

---

---

## **NOTES:**

## APPENDIX A: REVISION HISTORY

### Revision A (March 2024)

- Converted Micrel data sheet for SY89875U to Microchip format as DS20006884A.
- Minor text changes throughout.

# **SY89875U**

---

---

## **NOTES:**

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, contact your local Microchip representative or sales office.

PART NO.					Examples:
Device	X	X	X	-XX	
Device:	SY89875	= 2.5V, 2.0 GHz Any Differential IN-to-LVDS Programmable Clock Divider and 1:2 Fanout Buffer with Internal Termination	a) <b>SY89875UMG</b> 2.5V, 16-Lead VQFN, -40°C to 85°C, 100/Tube		
Voltage Option:	U	= 2.5V	b) <b>SY89875UMG-TR</b> 2.5V, 16-Lead VQFN, -40°C to 85°C, 1,000/Reel		
Package:	M	= 16-Lead VQFN			
Temperature Range:	G	= -40°C to 85°C			
Special Processing:	<blank>	= 100/Tube			
	TR	= 1,000/Reel			

# **SY89875U**

---

---

## **NOTES:**

---

**Note the following details of the code protection feature on Microchip products:**

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
  - Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
  - Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
  - Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.
- 

20This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at <https://www.microchip.com/en-us/support/design-help/client-support-services>.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

**Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Parallelizing, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2024, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-4202-2

For information regarding Microchip's Quality Management Systems, please visit [www.microchip.com/quality](https://www.microchip.com/quality).



# MICROCHIP

## Worldwide Sales and Service

### AMERICAS

**Corporate Office**  
2355 West Chandler Blvd.  
Chandler, AZ 85224-6199  
Tel: 480-792-7200  
Fax: 480-792-7277  
Technical Support:  
<http://www.microchip.com/support>  
Web Address:  
[www.microchip.com](http://www.microchip.com)

**Atlanta**

Duluth, GA  
Tel: 678-957-9614  
Fax: 678-957-1455

**Austin, TX**

Tel: 512-257-3370

**Boston**

Westborough, MA  
Tel: 774-760-0087  
Fax: 774-760-0088

**Chicago**

Itasca, IL  
Tel: 630-285-0071  
Fax: 630-285-0075

**Dallas**

Addison, TX  
Tel: 972-818-7423  
Fax: 972-818-2924

**Detroit**

Novi, MI  
Tel: 248-848-4000

**Houston, TX**

Tel: 281-894-5983

**Indianapolis**

Noblesville, IN  
Tel: 317-773-8323  
Fax: 317-773-5453  
Tel: 317-536-2380

**Los Angeles**

Mission Viejo, CA  
Tel: 949-462-9523  
Fax: 949-462-9608  
Tel: 951-273-7800

**Raleigh, NC**

Tel: 919-844-7510

**New York, NY**

Tel: 631-435-6000

**San Jose, CA**

Tel: 408-735-9110  
Tel: 408-436-4270

**Canada - Toronto**

Tel: 905-695-1980  
Fax: 905-695-2078

### ASIA/PACIFIC

**Australia - Sydney**  
Tel: 61-2-9868-6733  
**China - Beijing**  
Tel: 86-10-8569-7000  
**China - Chengdu**  
Tel: 86-28-8665-5511  
**China - Chongqing**  
Tel: 86-23-8980-9588  
**China - Dongguan**  
Tel: 86-769-8702-9880  
**China - Guangzhou**  
Tel: 86-20-8755-8029  
**China - Hangzhou**  
Tel: 86-571-8792-8115  
**China - Hong Kong SAR**  
Tel: 852-2943-5100  
**China - Nanjing**  
Tel: 86-25-8473-2460  
**China - Qingdao**  
Tel: 86-532-8502-7355  
**China - Shanghai**  
Tel: 86-21-3326-8000  
**China - Shenyang**  
Tel: 86-24-2334-2829  
**China - Shenzhen**  
Tel: 86-755-8864-2200  
**China - Suzhou**  
Tel: 86-186-6233-1526  
**China - Wuhan**  
Tel: 86-27-5980-5300  
**China - Xian**  
Tel: 86-29-8833-7252  
**China - Xiamen**  
Tel: 86-592-2388138  
**China - Zhuhai**  
Tel: 86-756-3210040

### ASIA/PACIFIC

**India - Bangalore**  
Tel: 91-80-3090-4444  
**India - New Delhi**  
Tel: 91-11-4160-8631  
**India - Pune**  
Tel: 91-20-4121-0141  
**Japan - Osaka**  
Tel: 81-6-6152-7160  
**Japan - Tokyo**  
Tel: 81-3-6880- 3770  
**Korea - Daegu**  
Tel: 82-53-744-4301  
**Korea - Seoul**  
Tel: 82-2-554-7200  
**Malaysia - Kuala Lumpur**  
Tel: 60-3-7651-7906  
**Malaysia - Penang**  
Tel: 60-4-227-8870  
**Philippines - Manila**  
Tel: 63-2-634-9065  
**Singapore**  
Tel: 65-6334-8870  
**Taiwan - Hsin Chu**  
Tel: 886-3-577-8366  
**Taiwan - Kaohsiung**  
Tel: 886-7-213-7830  
**Taiwan - Taipei**  
Tel: 886-2-2508-8600  
**Thailand - Bangkok**  
Tel: 66-2-694-1351  
**Vietnam - Ho Chi Minh**  
Tel: 84-28-5448-2100

### EUROPE

**Austria - Wels**  
Tel: 43-7242-2244-39  
Fax: 43-7242-2244-393  
**Denmark - Copenhagen**  
Tel: 45-4485-5910  
Fax: 45-4485-2829  
**Finland - Espoo**  
Tel: 358-9-4520-820  
**France - Paris**  
Tel: 33-1-69-53-63-20  
Fax: 33-1-69-30-90-79  
**Germany - Garching**  
Tel: 49-8931-9700  
**Germany - Haan**  
Tel: 49-2129-3766400  
**Germany - Heilbronn**  
Tel: 49-7131-72400  
**Germany - Karlsruhe**  
Tel: 49-721-625370  
**Germany - Munich**  
Tel: 49-89-627-144-0  
Fax: 49-89-627-144-44  
**Germany - Rosenheim**  
Tel: 49-8031-354-560  
**Israel - Ra'anana**  
Tel: 972-9-744-7705  
**Italy - Milan**  
Tel: 39-0331-742611  
Fax: 39-0331-466781  
**Italy - Padova**  
Tel: 39-049-7625286  
**Netherlands - Drunen**  
Tel: 31-416-690399  
Fax: 31-416-690340  
**Norway - Trondheim**  
Tel: 47-7288-4388  
**Poland - Warsaw**  
Tel: 48-22-3325737  
**Romania - Bucharest**  
Tel: 40-21-407-87-50  
**Spain - Madrid**  
Tel: 34-91-708-08-90  
Fax: 34-91-708-08-91  
**Sweden - Gothenberg**  
Tel: 46-31-704-60-40  
**Sweden - Stockholm**  
Tel: 46-8-5090-4654  
**UK - Wokingham**  
Tel: 44-118-921-5800  
Fax: 44-118-921-5820