

# STIPQ5M60T-HL, STIPQ5M60T-HZ

### Datasheet

## SLLIMM<sup>™</sup>-nano 2<sup>nd</sup> series IPM, 3-phase inverter, 5 A, 1.0 Ω max., 600 V, N-channel MDmesh<sup>™</sup> DM2 Power MOSFET



N2DIP-26L type Z



Product status links	
STIPQ5M60T-HL	
STIPQ5M60T-HZ	

Product summary			
S.	TIPQ5M60T-HL		
Order code	STIPQ5M60T-HL		
Marking	IPQ5M60T-HL		
Package	N2DIP-26L type L		
Packing Tube			
S	TIPQ5M60T-HZ		
Order code	STIPQ5M60T-HZ		
Marking	IPQ5M60T-HZ		
Package N2DIP-26L type Z			
Packing	Tube		

#### **Features**

- IPM 5 A, 600 V, R<sub>DS(on)</sub> = 1.0 Ω, 3-phase Power MOSFET inverter bridge including control ICs for gate driving
- Optimized for low electromagnetic interference
- 3.3 V, 5 V, 15 V CMOS/TTL input comparators with hysteresis and pull-down/ pull-up resistors
- Undervoltage lockout
- Internal bootstrap diode
- Interlocking function
- Shutdown function
- · Comparator for fault protection against overtemperature and overcurrent
- Op-amp for advanced current sensing
- Optimized pinout for easy board layout
- NTC for temperature control (UL 1434 CA 2 and 4)
- Isolation ratings of 1500 Vrms/min.
- UL recognition: UL 1557, file E81734

### **Applications**

- 3-phase inverters for motor drives
- Dish washers, refrigerator compressors, heating systems, air-conditioning fans, draining and recirculation pumps


## Description

This SLLIMM (small low-loss intelligent molded module)-nano provides a compact, high-performance AC motor drive in a simple, rugged design. It is composed of six N-channel MDmesh<sup>™</sup> DM2 Power MOSFETs with intrinsic fast-recovery diode and three half-bridge HVICs for gate driving, providing low electromagnetic interference (EMI) characteristics with optimized switching speed. The package is designed to allow a better and easy screw on heatsink. It is optimized for thermal performance and compactness in built-in motor applications, or other low-power applications where assembly space is limited. This IPM includes an operational amplifier, completely uncommitted, and a comparator that can be used to design a fast and efficient protection circuit. SLLIMM<sup>™</sup> is a trademark of STMicroelectronics.



1

# Internal schematic diagram and pin configuration



#### Figure 1. Internal schematic diagram


GIPD120120170806SA

Pin	Symbol	Description
1	GND	Ground
2	T/SD/OD	NTC thermistor terminal/shutdown logic input (active low)/open-drain (comparator output)
3	V <sub>CC</sub> W	Low-voltage power supply W phase
4	HIN W	High-side logic input for W phase
5	LIN W	Low-side logic input for W phase
6	OP+	Op-amp non-inverting input
7	OP <sub>OUT</sub>	Op-amp output
8	OP-	Op-amp inverting input
9	V <sub>CC</sub> V	Low-voltage power supply V phase
10	HIN V	High-side logic input for V phase
11	LIN V	Low-side logic input for V phase
12	CIN	Comparator input
13	V <sub>CC</sub> U	Low-voltage power supply for V phase
14	HIN U	High-side logic input for V phase
15	T/SD/OD	NTC thermistor terminal/shutdown logic input (active low)/open-drain (comparator output)
16	LIN U	Low-side logic input for U phase
17	V <sub>boot</sub> U	Bootstrap voltage for U phase
18	Р	Positive DC input
19	U, OUT <sub>U</sub>	U phase output
20	NU	Negative DC input for U phase
21	V <sub>boot</sub> V	Bootstrap voltage for V phase
22	V, OUT <sub>V</sub>	V phase output
23	Nv	Negative DC input for V phase
24	V <sub>boot</sub> W	Bootstrap voltage for W phase
25	W, OUT <sub>W</sub>	W phase output
26	N <sub>W</sub>	Negative DC input for W phase

#### Table 1. Pin description








★ Dummy pins internally connected to P (positive DC input)

GADG181220181209IG





\* Dummy pins internally connected to P (positive DC input)

GADG181220181216IG



## 2 Electrical ratings

 $T_{\rm J}$  = 25 °C unless otherwise specified

### 2.1 Absolute maximum ratings

#### Table 2. Inverter part

Symbol	Parameter	Value	Unit
V <sub>DSS</sub>	MOSFET blocking voltage (or drain-source voltage) for each MOSFET (VIN $^{(1)}$ = 0)	600	V
± I <sub>D</sub>	Continuous drain current for each MOSFET	5	Α
± I <sub>DP</sub> <sup>(2)</sup>	Peak drain current for each MOSFET (less than 1 ms)	10	А
P <sub>TOT</sub>	Total power dissipation for each MOSFET (T <sub>C</sub> = 25 $^{\circ}$ C)	12.8	W

1. Applied among HINx, LINx and GND for x = U, V, W.

2. Pulse width limited by maximum junction temperature

#### Table 3. Control part

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Low voltage power supply	-0.3	21	V
V <sub>boot</sub>	Bootstrap voltage	-0.3	620	V
V <sub>OUT</sub>	Output voltage applied among $OUT_U$ , $OUT_V$ , $OUT_W$ - GND	V <sub>boot</sub> - 21	V <sub>boot</sub> + 0.3	V
V <sub>CIN</sub>	Comparator input voltage	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>op+</sub>	Op-amp non-inverting input	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>op-</sub>	Op-amp inverting input	-0.3	V <sub>CC</sub> + 0.3	V
V <sub>IN</sub>	Logic input voltage applied among HINx, LINx and GND	-0.3	15	V
V <sub>T/SD/OD</sub>	Open-drain voltage	-0.3	15	V
dV <sub>out</sub> /dt	Allowed output slew rate		50	V/ns

#### Table 4. Total system

Symbol	Parameter	Value	Unit
V <sub>ISO</sub>	Isolation withstand voltage applied on each pin and heatsink plate (AC voltage, t = $60 \text{ s}$ )	1500	Vrms
TJ	Power chip operating junction temperature	-40 to 150	°C
T <sub>C</sub>	Module case operation temperature	-40 to 125	°C



## 2.2 Thermal data

Table 5. Thermal data

Symbol	Parameter	Value	Unit
R <sub>th(j-c)</sub>	Thermal resistance junction-case single MOSFET	9.8	°C/W



## **3 Electrical characteristics**

 $T_J$  = 25 °C unless otherwise noted.

#### 3.1 Inverter part

	Table 6. Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I <sub>DSS</sub>	Zero-gate voltage drain current	$V_{DS}$ = 600 V, $V_{CC}$ = 15 V, $V_{boot}$ = 15 V			1	mA	
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ V},$ $I_D = 1 \text{ mA}$	600			V	
$R_{DS(on)}$	Static drain source turn-on resistance	$V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_D = 2.5 \text{ A}$		0.8	1.0	Ω	
V <sub>SD</sub>	Drain-source diode forward voltage	$V_{IN}^{(1)}$ = 0 "logic state", I <sub>D</sub> = 5 A		1.25	1.8	V	

1. Applied among HINx, LINx and GND for x = U, V, W.


#### Table 7. Inductive load switching time and energy

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>on</sub> (1)	Turn-on time		-	325	-	
t <sub>c(on)</sub> <sup>(1)</sup>	Crossover time (on)	-	-	113	-	
t <sub>off</sub> <sup>(1)</sup>	Turn-off time	$V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$ $V_{IN}^{(2)} = 0 \text{ to } 5 \text{ V}, I_C = 2.5 \text{ A}$ (see Figure 5. Switching time definition)	-	380	-	ns
t <sub>c(off)</sub> <sup>(1)</sup>	Crossover time (off)		-	37	-	
t <sub>rr</sub>	Reverse recovery time		-	140	-	
Eon	Turn-on switching energy		-	88	-	
E <sub>off</sub>	Turn-off switching energy		-	9	-	μJ

 t<sub>ON</sub> and t<sub>OFF</sub> include the propagation delay time of the internal drive. t<sub>C(ON)</sub> and t<sub>C(OFF)</sub> are the switching times of MOSFET itself under the internally given gate driving conditions.

2. Applied among HINx, LINx and GND for x = U, V, W.










Figure 5. Switching time definition refers to HIN, LIN inputs (active high).



#### Table 8. Low-voltage power supply (V<sub>CC</sub> = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC_hys</sub>	V <sub>CC</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>CC_thON</sub>	V <sub>CC</sub> UV turn-ON threshold		11.5	12	12.5	V
$V_{CC_{thOFF}}$	V <sub>CC</sub> UV turn-OFF threshold		10	10.5	11	V
I <sub>qccu</sub>	Undervoltage quiescent supply current	$V_{CC} = 10 \text{ V}, \text{ T/}\overline{\text{SD}}/\text{OD} = 5 \text{ V},$ LIN = HIN = CIN = 0 V			150	μA
I <sub>qcc</sub>	Quiescent current	$V_{CC} = 10 \text{ V}, \text{ T/}\overline{\text{SD}}/\text{OD} = 5 \text{ V},$ LIN = HIN = CIN = 0 V			1	mA
V <sub>ref</sub>	Internal comparator (CIN) reference voltage		0.51	0.54	0.56	V

#### Table 9. Bootstrapped voltage (V<sub>CC</sub> = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>BS_hys</sub>	V <sub>BS</sub> UV hysteresis		1.2	1.5	1.8	V
V <sub>BS_thON</sub>	V <sub>BS</sub> UV turn-ON threshold		11.1	11.5	12.1	V
$V_{BS\_thOFF}$	V <sub>BS</sub> UV turn-OFF threshold		9.8	10	10.6	V
I <sub>QBSU</sub>	Undervoltage V <sub>BS</sub> quiescent current	$V_{BS} < 9 V$ , T/ $\overline{SD}$ /OD = 5 V, LIN = 0 V and HIN = 5 V, CIN = 0		70	110	μA
I <sub>QBS</sub>	V <sub>BS</sub> quiescent current	$V_{BS} = 15 \text{ V}, \text{ T/SD/OD} = 5 \text{ V},$ LIN = 0 V and HIN = 5 V, CIN = 0		200	300	μA
R <sub>DS(on)</sub>	Bootstrap driver on-resistance	LVG ON		120		Ω

### Table 10. Logic inputs ( $V_{CC}$ = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>il</sub>	Low logic level voltage				0.8	V
V <sub>ih</sub>	High logic level voltage		2.25			V
I <sub>HINh</sub>	HIN logic "1" input bias current	HIN = 15 V	20	40	100	μA
I <sub>HINI</sub>	HIN logic "0" input bias current	HIN = 0 V			1	μA
I <sub>LINI</sub>	LIN logic "1" input bias current	LIN = 15 V	20	40	100	μA
I <sub>LINh</sub>	LIN logic "0" input bias current	LIN = 0 V			1	μA
I <sub>SDh</sub>	SD logic "0" input bias current	<u>SD</u> = 15 V	210	350	477	μA
I <sub>SDI</sub>	SD logic "1" input bias current	<u>SD</u> = 0 V			3	μA
Dt	Dead time	See Section 3.3 Waveform definitions		180		ns

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>io</sub>	Input offset voltage	$V_{ic} = 0 V, V_o = 7.5 V$			6	mV
I <sub>io</sub>	Input offset current	$V_{ic} = 0 V, V_0 = 7.5 V$		4	40	nA
l <sub>ib</sub>	Input bias current (1)	$v_{ic} = 0 v, v_0 = 7.5 v$		100	200	nA
V <sub>OL</sub>	Low-level output voltage	$R_L$ = 10 k $\Omega$ to V <sub>CC</sub>		75	150	mV
V <sub>OH</sub>	High-level output voltage	$R_L = 10 k\Omega$ to GND	14	14.7		V
		Source, $V_{id}$ = +1 V, $V_o$ = 0 V	16	30		mA
Ι <sub>ο</sub>	Output short-circuit current	Sink, $V_{id}$ = -1 V, $V_o$ = $V_{CC}$	50	80		mA
SR	Slew rate	$V_i$ = 1 to 4 V, $C_L$ = 100 pF, unity gain	2.5	3.8		V/µs
GBWP	Gain bandwidth product	V <sub>0</sub> = 7.5 V	8	12		MHz
A <sub>vd</sub>	Large signal voltage gain	$R_L = 2 k\Omega$	70	85		dB
SVR	Supply voltage rejection ratio	vs. V <sub>CC</sub>	60	75		dB
CMRR	Common mode rejection ratio		55	70		dB

Table 11. Op-amp characteristics (V<sub>CC</sub> = 15 V unless otherwise specified)

1. The direction of the input current is out of the IC.

### Table 12. Sense comparator characteristics ( $V_{CC}$ = 15 V unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
l <sub>ib</sub>	Input bias current	V <sub>CIN</sub> = 1 V			1	μA
V <sub>od</sub>	Open-drain low level output voltage	I <sub>od</sub> = 3 mA			0.5	V
R <sub>ON_OD</sub>	Open-drain low level output resistance	I <sub>od</sub> = 3 mA		166		Ω
R <sub>PD_SD</sub>	SD pull-down resistor <sup>(1)</sup>			125		kΩ
t <sub>d_comp</sub>	Comparator delay	T/SD/OD pulled to 5 V through 100 k $\Omega$ resistor		90	130	ns
SR	Slew rate	C <sub>L</sub> = 180 pF, R <sub>pu</sub> = 5 kΩ		60		V/µs
t <sub>sd</sub>	Shutdown to high-/low-side driver propagation delay	$V_{OUT} = 0$ , $V_{boot} = V_{CC}$ , $V_{IN} = 0$ to 3.3 V	50	125	200	
t <sub>isd</sub>	Comparator triggering to high-/ low-side driver turn-off propagation delay	Measured applying a voltage step from 0 V to 3.3 V to pin CIN	50	200	250	ns

1. Equivalent values are the result of the resistances of three drivers in parallel.


#### Table 13. Truth table

Conditions	Logic input (V <sub>I</sub> )			Output		
	T/SD/OD	LIN	HIN	LVG	HVG	
Shutdown enable half-bridge tri-state	L	X <sup>(1)</sup>	X <sup>(1)</sup>	L	L	
Interlocking half-bridge tri-state	Н	Н	Н	L	L	
0 "logic state" half-bridge tri-state	Н	L	L	L	L	
1 "logic state" low-side direct driving	Н	Н	L	Н	L	
1 "logic state" high-side direct driving	Н	L	Н	L	Н	

1. X: do not care.


#### 3.2.1 NTC thermistor






RPD\_SD: equivalent value as result of resistances of three drivers in parallel.


#### Figure 7. Equivalent resistance (NTC//R<sub>PD\_SD</sub>)














## 3.3 Waveform definitions




#### Figure 10. Dead time and interlocking waveform definitions

## 4 Shutdown function

The device is equipped with three half-bridge IC gate drivers and integrates a comparator for fault detection. The comparator has an internal voltage reference  $V_{REF}$  connected to the inverting input, while the non-inverting input pin (CIN) can be connected to an external shunt resistor for current monitoring.

Since the comparator is embedded in the U IC gate driver, in case of fault it disables directly the U outputs, whereas the shutdown of V and W IC gate drivers depends on the RC value of the external SD circuitry, which fixes the disabling time.

For an effective design of the shutdown circuit, please refer to Application note AN4966.




#### Figure 11. Shutdown timing waveforms

\*  $R_{\text{NTC}}$  to be considered only when the NTC is internally connected to the T/ $\overline{\text{SD}}/\text{OD}$  pin.



# 5 Application circuit example



#### Figure 12. Application circuit example

GADG100620160912FSR

Application designers are free to use a different scheme according to the specifications of the device.

### 5.1 Guidelines

- Input signals HIN, LIN are active high logic. A 375 kΩ (typ.) pull-down resistor is built-in for each input. To avoid input signal oscillation, the wiring of each input should be as short as possible, and the use of RC filters (R<sub>1</sub>, C<sub>1</sub>) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor C<sub>VCC</sub> (aluminum or tantalum) can reduce the transient circuit demand on the power supply. Also, to reduce any high-frequency switching noise distributed on the power lines, a decoupling capacitor C<sub>2</sub> (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to the V<sub>cc</sub> pin and in parallel with the bypass capacitor.
- The use of an RC filter (R<sub>SF</sub>, C<sub>SF</sub>) is recommended to prevent protection circuit malfunction. The time constant (R<sub>SF</sub> x C<sub>SF</sub>) should be set to 1 µs and the filter must be placed as close as possible to the C<sub>IN</sub> pin.
- The  $\overline{SD}$  is an input/output pin (open-drain type if it is used as output). A built-in thermistor NTC is internally connected between the  $\overline{SD}$  pin and GND. The voltage V<sub>SD</sub>-GND decreases as the temperature increases, due to the pull-up resistor R<sub>SD</sub>. In order to keep the voltage always higher than the high-level logic threshold, the pull-up resistor should be set to 1 k $\Omega$  or 2.2 k $\Omega$  for 3.3 V or 5 V MCU power supply, respectively. The capacitor C<sub>SD</sub> of the filter on  $\overline{SD}$  should be fixed no higher than 3.3 nF in order to assure the  $\overline{SD}$  activation time  $\tau_A \leq 500$  ns. Besides, the filter should be placed as close as possible to the  $\overline{SD}$  pin.
- The decoupling capacitor C<sub>3</sub> (from 100 to 220 nF, ceramic with low ESR and low ESL), in parallel with each C<sub>boot</sub>, filters high-frequency disturbance. Both C<sub>boot</sub> and C<sub>3</sub> (if present) should be placed as close as possible to the U, V, W and V<sub>boot</sub> pins. Bootstrap negative electrodes should be connected to U, V, W terminals directly and separated from the main output wires.
- To avoid overvoltage on the V<sub>cc</sub> pin, a Zener diode (Dz1) can be used. Similarly on the V<sub>boot</sub> pin, a Zener diode (Dz2) can be placed in parallel with each C<sub>boot</sub>.
- The use of the decoupling capacitor C<sub>4</sub> (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C<sub>vdc</sub> is useful to prevent surge destruction. Both capacitors C<sub>4</sub> and C<sub>vdc</sub> should be placed as close as possible to the IPM (C<sub>4</sub> has priority over C<sub>vdc</sub>).
- By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an opto-couplers is possible.
- Low-inductance shunt resistors have to be used for phase leg current sensing.
- In order to avoid malfunctions, the wiring on N pins, the shunt resistor and P<sub>WR\_GND</sub> should be as short as possible.
- The connection of SGN\_GND to PWR\_GND on one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.


These guidelines ensure the specifications of the device for application designs. For further details, please refer to the relevant application note.


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>PN</sub>	Supply voltage	Applied among P-Nu, Nv, Nw		300	500	V
V <sub>CC</sub>	Control supply voltage	Applied to V <sub>CC</sub> -GND	13.5	15	18	V
V <sub>BS</sub>	High-side bias voltage	Applied to $V_{BOOTx}$ -OUT for x = U, V, W	13		18	V
t <sub>dead</sub>	Blanking time to prevent arm-short	For each input signal	1			μs
f <sub>PWM</sub>	PWM input signal	-40 °C < T <sub>C</sub> < 100 °C -40 °C < T <sub>J</sub> < 125 °C			25	kHz
T <sub>C</sub>	Case operation temperature				100	°C


#### Table 14. Recommended operating conditions





## 6 Electrical characteristics (curves)


















## 7 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: www.st.com. ECOPACK<sup>®</sup> is an ST trademark.


## 7.1 N2DIP-26L type L package information

#### Figure 19. N2DIP-26L type L package outline









8558322\_typeL\_rev3


Dim.	mm				
Diin.	Min.	Тур.	Max.		
A	4.80	5.10	5.40		
A1	0.80	1.00	1.20		
A2	4.00	4.10	4.20		
A3	1.70	1.80	1.90		
A4	1.70	1.80	1.90		
A5	8.10	8.40	8.70		
A6	1.75				
b	0.53		0.72		
b2	0.83		1.02		
С	0.46		0.59		
D	32.05	32.15	32.25		
D1	2.10				
D2	1.85				
D3	30.65	30.65 30.75			
E	12.35	12.45			
е	1.70	1.80	1.90		
e1	2.40	2.50	2.60		
eB1	14.25	14.55	14.85		
L	0.85	1.05	1.25		
Dia	Dia 3.10		3.30		


#### Table 15. N2DIP-26L type L mechanical data





### 7.2 N2DIP-26L type Z package information

Figure 20. N2DIP-26L type Z package outline









8558322\_typeZ\_rev3


Dim.	mm				
Dim.	Min.	Тур.	Max.		
A	4.80	5.10	5.40		
A1	0.80	1.00	1.20		
A2	4.00	4.10	4.20		
A3	1.70	1.80	1.90		
A4	1.70	1.80	1.90		
A5	8.10	8.40	8.70		
A6	1.75				
b	0.53		0.72		
b2	0.83		1.02		
С	0.46		0.59		
D	32.05	32.15	32.25		
D1	2.10				
D2	1.85				
D3	30.65	30.75	30.85		
E	12.35	12.45	12.55		
e	1.70	1.80	1.90		
e1	2.40	2.50	2.60		
eB1	16.10	16.40	16.70		
eB2	21.18	21.48	21.78		
L	0.85	1.05	1.25		
Dia	3.10	3.20	3.30		

#### Table 16. N2DIP-26L type Z mechanical data



## 7.3 N2DIP-26L packing information

Figure 21. N2DIP-26L tube (dimensions are in mm)



## **Revision history**

Date	Revision	Changes
17-Jan-2017	1	Initial release.
		Modified features on cover page.
09-Jun-2017	2	Datasheet promoted from preliminary data to production data.
09-Juli-2017		Updated Section 6: "Package information".
		Minor text changes.
		Updated Section 2 Electrical ratings and Section 3 Electrical characteristics.
07 Nov 2040		Updated Section 4 Shutdown function.
07-Nov-2018	3	Added Section 6 Electrical characteristics (curves).
		Minor text changes
06-Mar-2019	4	Updated Section 1 Internal schematic diagram and pin configuration, Figure 11. Shutdown timing waveforms and Table 14. Recommended operating conditions.
		Minor text changes

#### Table 17. Document revision history



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics: <u>STIPQ5M60T-HL</u> <u>STIPQ5M60T-HZ</u>