

STM32F722xx STM32F723xx

Arm® Cortex®-M7 32b MCU+FPU, 462DMIPS, up to 512KB Flash 256+16+4KB RAM, USB OTG HS/FS, 18 TIMs, 3 ADCs, 21 com IF

Datasheet - production data


Features

Core: Arm[®] 32-bit Cortex[®]-M7 CPU with FPU, adaptive real-time accelerator (ART Accelerator) and L1-cache: 8 Kbytes of data cache and 8 Kbytes of instruction cache, allowing 0-wait state execution from embedded Flash memory and external memories, frequency up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1) and DSP instructions.

Memories

- Up to 512 Kbytes of Flash memory with protection mechanisms (read and write protections, proprietary code readout protection (PCROP))
- 528 bytes of OTP memory
- SRAM: 256 Kbytes (including 64 Kbytes of data TCM RAM for critical real-time data) + 16 Kbytes of instruction TCM RAM (for critical real-time routines) + 4 Kbytes of backup SRAM (available in the lowest power modes)
- Flexible external memory controller with up to 32-bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories
- Dual mode Quad-SPI
- Clock, reset and supply management
 - 1.7 V to 3.6 V application supply and I/Os
 - POR, PDR, PVD and BOR
 - Dedicated USB power
 - 4-to-26 MHz crystal oscillator
 - Internal 16 MHz factory-trimmed RC (1% accuracy)
 - 32 kHz oscillator for RTC with calibration
 - Internal 32 kHz RC with calibration
- Low-power
 - Sleep, Stop and Standby modes

This is information on a product in full production.



- V_{BAT} supply for RTC, 32×32 bit backup registers + 4 Kbytes of backup SRAM
- 3×12-bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode
- 2×12-bit D/A converters
- Up to 18 timers: up to thirteen 16-bit (1x low-power 16-bit timer available in Stop mode) and two 32-bit timers, each with up to 4 IC/OC/PWMs or pulse counter and quadrature (incremental) encoder inputs. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer
- General-purpose DMA: 16-stream DMA controller with FIFOs and burst support
- Debug mode
 - SWD and JTAG interfaces
 - Cortex[®]-M7 Trace Macrocell™
- Up to 140 I/O ports with interrupt capability
 - Up to 136 fast I/Os up to 108 MHz
 - Up to 138 5 V-tolerant I/Os
- Up to 21 communication interfaces
 - Up to 3× I²C interfaces (SMBus/PMBus)
 - Up to 4 USARTs/4 UARTs (27 Mbit/s, ISO7816 interface, LIN, IrDA, modem control)
 - Up to 5 SPIs (up to 54 Mbit/s), 3 with muxed simplex I2Ss for audio class accuracy via internal audio PLL or external clock
 - 2 x SAIs (serial audio interface)

July 2022 DS11853 Rev 9 1/226

Downloaded from Arrow.com.

- 1 x CAN (2.0B active)
- 2 x SDMMCs
- Advanced connectivity
 - USB 2.0 full-speed device/host/OTG controller with on-chip PHY
 - USB 2.0 high-speed/full-speed device/host/OTG controller with dedicated DMA, on-chip full-speed PHY and on-chip Hi-speed PHY or ULPI depending on the part number
- True random number generator

- · CRC calculation unit
- RTC: subsecond accuracy, hardware calendar
- 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32F722xx	STM32F722IC, STM32F722IE, STM32F722RC, STM32F722RE, STM32F722VC, STM32F722VE, STM32F722ZC, STM32F722ZE
STM32F723xx	STM32F723IC, STM32F723IE, STM32F723VC, STM32F723VE, STM32F723ZC, STM32F723ZE

Contents

1	Intro	duction	13
2	Desc	ription	14
	2.1	Full compatibility throughout the family	16
	2.2	STM32F723xx versus STM32F722xx LQFP100/ LQFP144/ LQFP176 packages	19
3	Func	tional overview	22
	3.1	Arm Cortex-M7 with FPU	22
	3.2	Memory protection unit	22
	3.3	Embedded Flash memory	23
	3.4	CRC (cyclic redundancy check) calculation unit	23
	3.5	Embedded SRAM	23
	3.6	AXI-AHB bus matrix	24
	3.7	DMA controller (DMA)	25
	3.8	Flexible memory controller (FMC)	25
	3.9	Quad-SPI memory interface (QUADSPI)	26
	3.10	Nested vectored interrupt controller (NVIC)	26
	3.11	External interrupt/event controller (EXTI)	26
	3.12	Clocks and startup	27
	3.13	Boot modes	27
	3.14	Power supply schemes	27
	3.15	Power supply supervisor	30
		3.15.1 Internal reset ON	. 30
		3.15.2 Internal reset OFF	. 30
	3.16	Voltage regulator	31
		3.16.1 Regulator ON	. 31
		3.16.2 Regulator OFF	. 32
		3.16.3 Regulator ON/OFF and internal reset ON/OFF availability	. 35
	3.17	Real-time clock (RTC), backup SRAM and backup registers	35
	3.18	Low-power modes	36
	3.19	V _{BAT} operation	37



DS11853 Rev 9

	3.20	Timers a	and watchdogs	. 37
		3.20.1	Advanced-control timers (TIM1, TIM8)	38
		3.20.2	General-purpose timers (TIMx)	39
		3.20.3	Basic timers TIM6 and TIM7	39
		3.20.4	Low-power timer (LPTIM1)	39
		3.20.5	Independent watchdog	
		3.20.6	Window watchdog	
		3.20.7	SysTick timer	
	3.21		egrated circuit interface (I2C)	
	3.22	Univers	al synchronous/asynchronous receiver transmitters (USART) .	. 41
	3.23	•	eripheral interface (SPI)/inter- integrated sound interfaces (I2S)	
	3.24	Serial a	udio interface (SAI)	. 43
	3.25	Audio P	PLL (PLLI2S)	. 43
	3.26	Audio P	PLL (PLLSAI)	. 43
	3.27	SD/SDI	O/MMC card host interface (SDMMC)	. 43
	3.28	Controll	er area network (bxCAN)	. 44
	3.29	Univers	al serial bus on-the-go full-speed (OTG_FS)	. 44
	3.30	Univers	al serial bus on-the-go high-speed (OTG_HS)	. 44
	3.31	Randon	n number generator (RNG)	. 45
	3.32	Genera	l-purpose input/outputs (GPIOs)	. 45
	3.33	Analog-	to-digital converters (ADCs)	. 46
	3.34	Tempera	ature sensor	. 46
	3.35	Digital-t	o-analog converter (DAC)	. 46
	3.36	Serial-w	vire JTAG debug port (SWJ-DP)	. 47
	3.37		ded Trace Macrocell™	
4	Pino	uts and	pin description	. 48
5	Mem	ory map	ping	. 95
6	Elect	rical cha	aracteristics	. 96
	6.1	Parame	eter conditions	. 96
		6.1.1	Minimum and maximum values	96
		6.1.2	Typical values	96
		6.1.3	Typical curves	96



	6.1.4	Loading capacitor	96
	6.1.5	Pin input voltage	96
	6.1.6	Power supply scheme	97
	6.1.7	Current consumption measurement	99
6.2	Absolut	te maximum ratings	. 99
6.3	Operati	ing conditions	101
	6.3.1	General operating conditions	. 101
	6.3.2	VCAP1/VCAP2 external capacitor	. 104
	6.3.3	Operating conditions at power-up/power-down (regulator ON)	. 105
	6.3.4	Operating conditions at power-up/power-down (regulator OFF)	. 105
	6.3.5	Reset and power control block characteristics	. 106
	6.3.6	Over-drive switching characteristics	. 107
	6.3.7	Supply current characteristics	. 107
	6.3.8	Wakeup time from low-power modes	. 125
	6.3.9	External clock source characteristics	. 126
	6.3.10	Internal clock source characteristics	. 130
	6.3.11	PLL characteristics	. 132
	6.3.12	PLL spread spectrum clock generation (SSCG) characteristics	. 135
	6.3.13	USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)	136
	6.3.14	USB OTG HS PHY regulator characteristics	
		•••••	. 137
	6.3.15	USB HS PHY external resistor characteristics (on STM32F723xx devices)	138
	6.3.16	Memory characteristics	
	6.3.17	EMC characteristics	
	6.3.18	Absolute maximum ratings (electrical sensitivity)	
	6.3.19	I/O current injection characteristics	
	6.3.20	I/O port characteristics	
	6.3.21	NRST pin characteristics	
	6.3.22	TIM timer characteristics	
	6.3.23	RTC characteristics	
	6.3.24	12-bit ADC characteristics	
	6.3.25	Temperature sensor characteristics	. 156
	6.3.26	V _{BAT} monitoring characteristics	
	6.3.27	Reference voltage	
	6.3.28	DAC electrical characteristics	
	6.3.29	Communications interfaces	. 159



DS11853 Rev 9

		6.3.30	FMC characteristics	172
			Quad-SPI interface characteristics	
			SD/SDIO MMC card host interface (SDMMC) characteristics	
7	Packa	ige infor	mation	197
	7.1	LQFP64	– 10 x 10 mm, low-profile quad flat package information	197
	7.2	LQFP10	0, 14 x 14 mm low-profile quad flat package information	200
	7.3	LQFP14	4, 20 x 20 mm low-profile quad flat package information	203
	7.4	LQFP17	6 24 x 24 mm low-profile quad flat package information	206
	7.5	UFBGA1	144 package information	210
	7.6		176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid ckage information	213
	7.7	WLCSP'	100 package information	216
	7.8	Thermal	characteristics	220
8	Order	ing info	rmation	221
Appendix	A Re	ecomme	endations when using internal reset OFF	222
	A.1	Operatin	g conditions	222
9	Impor	tant sec	curity notice	223
10	Revis	ion histo	ory	224



List of tables

Table 1.	Device summary	2
Table 2.	STM32F722xx and STM32F723xx features and peripheral counts	
Table 3.	Voltage regulator configuration mode versus device operating mode	32
Table 4.	Regulator ON/OFF and internal reset ON/OFF availability	35
Table 5.	Voltage regulator modes in Stop mode	36
Table 6.	Timer feature comparison	37
Table 7.	I2C implementation	41
Table 8.	USART implementation	42
Table 9.	Legend/abbreviations used in the pinout table	59
Table 10.	STM32F722xx and STM32F723xx pin and ball definition	60
Table 11.	FMC pin definition	
Table 12.	STM32F722xx and STM32F723xx alternate function mapping	84
Table 13.	Voltage characteristics	99
Table 14.	Current characteristics	100
Table 15.	Thermal characteristics	
Table 16.	General operating conditions	
Table 17.	Limitations depending on the operating power supply range	103
Table 18.	VCAP1/VCAP2 operating conditions	
Table 19.	VCAP1 operating conditions in the LQFP64 package	
Table 20.	Operating conditions at power-up/power-down (regulator ON)	
Table 21.	Operating conditions at power-up/power-down (regulator OFF)	105
Table 22.	Reset and power control block characteristics	
Table 23.	Over-drive switching characteristics	107
Table 24.	Typical and maximum current consumption in Run mode, code with data processing	
	running from ITCM RAM, regulator ON	108
Table 25.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART ON except prefetch / L1-cache ON)	
	or SRAM on AXI (L1-cache ON), regulator ON	109
Table 26.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON	110
Table 27.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory on ITCM interface (ART disabled), regulator ON	111
Table 28.	Typical and maximum current consumption in Run mode, code with data processing	
	running from Flash memory (ART ON except prefetch / L1-cache ON)	
T 11 00	or SRAM on AXI (L1-cache ON), regulator OFF.	
Table 29.	Typical and maximum current consumption in Sleep mode, regulator ON	
Table 30.	Typical and maximum current consumption in Sleep mode, regulator OFF	
Table 31.	Typical and maximum current consumptions in Stop mode	
Table 32.	Typical and maximum current consumptions in Standby mode	
Table 33.	Typical and maximum current consumptions in V _{BAT} mode	
Table 34.	Switching output I/O current consumption	
Table 35.	Peripheral current consumption	
Table 36.	USB OTG HS and USB OTG PHY HS current consumption	
Table 37.	Low-power mode wakeup timings	
Table 38.	High-speed external user clock characteristics	
Table 39.	Low-speed external user clock characteristics	
Table 40.	HSE 4-26 MHz oscillator characteristics.	
Table 41.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	129



DS11853 Rev 9

Table 42.	HSI oscillator characteristics	130
Table 43.	LSI oscillator characteristics	131
Table 44.	Main PLL characteristics	132
Table 45.	PLLI2S characteristics	133
Table 46.	PLLISAI characteristics	134
Table 47.	SSCG parameters constraint	135
Table 48.	USB OTG HS PLL1 characteristics	136
Table 49.	USB OTG HS PLL2 characteristics	137
Table 50.	USB OTG HS PHY regulator characteristics	137
Table 51.	USB HS PHY external resistor characteristics (on STM32F723xx devices)	138
Table 52.	Flash memory characteristics	
Table 53.	Flash memory programming	138
Table 54.	Flash memory programming with VPP	139
Table 55.	Flash memory endurance and data retention	139
Table 56.	EMS characteristics	140
Table 57.	EMI characteristics	141
Table 58.	ESD absolute maximum ratings	142
Table 59.	Electrical sensitivities	
Table 60.	I/O current injection susceptibility	143
Table 61.	I/O static characteristics	143
Table 62.	Output voltage characteristics	146
Table 63.	I/O AC characteristics	147
Table 64.	NRST pin characteristics	149
Table 65.	TIMx characteristics	150
Table 66.	RTC characteristics	150
Table 67.	ADC characteristics	150
Table 68.	ADC static accuracy at f _{ADC} = 18 MHz	
Table 69.	ADC static accuracy at f _{ADC} = 30 MHz	152
Table 70.	ADC static accuracy at f _{ADC} = 36 MHz	153
Table 71.	ADC dynamic accuracy at f _{ADC} = 18 MHz - limited test conditions	
Table 72.	ADC dynamic accuracy at f _{ADC} = 36 MHz - limited test conditions	153
Table 73.	Temperature sensor characteristics	
Table 74.	Temperature sensor calibration values	
Table 75.	V _{BAT} monitoring characteristics	156
Table 76.	internal reference voltage	156
Table 77.	Internal reference voltage calibration values	
Table 78.	DAC characteristics	
Table 79.	Minimum I2CCLK frequency in all I2C modes	
Table 80.	I2C analog filter characteristics	
Table 81.	SPI dynamic characteristics	
Table 82.	I ² S dynamic characteristics	
Table 83.	SAI characteristics	
Table 84.	USB OTG full speed startup time	
Table 85.	USB OTG full speed DC electrical characteristics	
Table 86.	USB OTG full speed electrical characteristics	
Table 87.	USB HS DC electrical characteristics	
Table 88.	USB HS clock timing parameters	
Table 89.	Dynamic characteristics: USB ULPI	
Table 90.	USB OTG high speed DC electrical characteristics	
Table 91.	USB OTG high speed electrical characteristics	
Table 92.	USB FS PHY BCD electrical characteristics	
Table 93.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	174

Table 94.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings	174
Table 95.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	175
Table 96.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings	176
Table 97.	Asynchronous multiplexed PSRAM/NOR read timings	177
Table 98.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	177
Table 99.	Asynchronous multiplexed PSRAM/NOR write timings	178
Table 100.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	179
Table 101.	Synchronous multiplexed NOR/PSRAM read timings	181
Table 102.	Synchronous multiplexed PSRAM write timings	183
Table 103.	Synchronous non-multiplexed NOR/PSRAM read timings	184
Table 104.	Synchronous non-multiplexed PSRAM write timings	186
Table 105.	Switching characteristics for NAND Flash read cycles	188
Table 106.	Switching characteristics for NAND Flash write cycles	188
Table 107.	SDRAM read timings	190
Table 108.	LPSDR SDRAM read timings	190
Table 109.	SDRAM write timings	191
Table 110.	LPSDR SDRAM write timings	
Table 111.	Quad-SPI characteristics in SDR mode	192
Table 112.	Quad-SPI characteristics in DDR mode	
Table 113.	Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V	
Table 114.	Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V	
Table 115.	LQFP64 mechanical data	
Table 116.	LQPF100 mechanical data	200
Table 117.	LQFP144 mechanical data	203
Table 118.	LQFP176 - Mechanical data	206
Table 119.	UFBGA144 mechanical data	
Table 120.	UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)	
Table 121.	UFBGA(176+25) - Mechanical data	
Table 122.	UFBGA(176+25) - Recommended PCB design rules (0.65 mm pitch BGA)	
Table 123.	WLCSP100 - Mechanical data	
Table 124.	WLCSP100 - Recommended PCB design rules	
Table 125.	Package thermal characteristics	
Table 126.	Ordering information scheme	
Table 127.	Limitations depending on the operating power supply range	222
Table 128.	Document revision history	224



DS11853 Rev 9 9/226

List of figures

Figure 1.	Compatible board design for LQFP100 package	17
Figure 2.	Compatible board design for LQFP64 package	18
Figure 3.	Compatible board design for LQFP100 package	19
Figure 4.	Compatible board design for LQFP144 package	19
Figure 5.	Compatible board design for LQFP176 package	20
Figure 6.	STM32F722xx and STM32F723xx block diagram	
Figure 7.	STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture ⁽¹⁾	24
Figure 8.	VDDUSB connected to VDD power supply	29
Figure 9.	VDDUSB connected to external power supply	29
Figure 10.	Power supply supervisor interconnection with internal reset OFF	30
Figure 11.	PDR_ON control with internal reset OFF	31
Figure 12.	Regulator OFF	33
Figure 13.	Startup in regulator OFF: slow V _{DD} slope	
	- power-down reset risen after V _{CAP 1} /V _{CAP 2} stabilization	34
Figure 14.	Startup in regulator OFF mode: fast V _{DD} slope	
	- power-down reset risen before V _{CAP_1} /V _{CAP_2} stabilization	34
Figure 15.	STM32F722xx LQFP64 pinout	48
Figure 16.	STM32F722xx LQFP100 pinout	49
Figure 17.	STM32F723xx LQFP100 pinout	50
Figure 18.	STM32F723xx WLCSP100 ballout (with OTG PHY HS)	51
Figure 19.	STM32F722xx LQFP144 pinout	52
Figure 20.	STM32F723xx LQFP144 pinout	53
Figure 21.	STM32F723xx UFBGA144 ballout (with OTG PHY HS)	54
Figure 22.	STM32F722xx LQFP176 pinout	55
Figure 23.	STM32F723xx LQFP176 pinout	56
Figure 24.	STM32F723xx UFBGA176 ballout	57
Figure 25.	STM32F723xx UFBGA176 ballout (with OTG PHY HS)	58
Figure 26.	Pin loading conditions	96
Figure 27.	Pin input voltage	96
Figure 28.	STM32F722xx power supply scheme	
Figure 29.	STM32F723xx power supply scheme	98
Figure 30.	Current consumption measurement scheme	99
Figure 31.	External capacitor C _{EXT}	104
Figure 32.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in low drive mode)	117
Figure 33.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium low drive mode)	117
Figure 34.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium high drive mode)	
Figure 35.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high drive mode)	118
Figure 36.	Typical V _{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode)	
Figure 37.	High-speed external clock source AC timing diagram	127
Figure 38.	Low-speed external clock source AC timing diagram	
Figure 39.	Typical application with an 8 MHz crystal	
Figure 40.	Typical application with a 32.768 kHz crystal	
Figure 41.	ACCHSI versus temperature	
ga. 5 - 1.	Accidente resource temperature and accident and accident	



Figure 42.	LSI deviation versus temperature	. 132
Figure 43.	PLL output clock waveforms in center spread mode	. 136
Figure 44.	PLL output clock waveforms in down spread mode	. 136
Figure 45.	FT I/O input characteristics	. 145
Figure 46.	I/O AC characteristics definition	. 148
Figure 47.	Recommended NRST pin protection	. 149
Figure 48.	ADC accuracy characteristics	
Figure 49.	Typical connection diagram using the ADC	
Figure 50.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	. 155
Figure 51.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 52.	12-bit buffered /non-buffered DAC	
Figure 53.	SPI timing diagram - slave mode and CPHA = 0	
Figure 54.	SPI timing diagram - slave mode and CPHA = 1	
Figure 55.	SPI timing diagram - master mode	. 163
Figure 56.	I ² S slave timing diagram (Philips protocol) ⁽¹⁾	. 165
Figure 57.	I ² S master timing diagram (Philips protocol) ⁽¹⁾	
Figure 58.	SAI master timing waveforms	
Figure 59.	SAI slave timing waveforms	
Figure 60.	USB OTG full speed timings: definition of data signal rise and fall time	
Figure 61.	ULPI timing diagram	. 170
Figure 62.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	
Figure 63.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	
Figure 64.	Asynchronous multiplexed PSRAM/NOR read waveforms	
Figure 65.	Asynchronous multiplexed PSRAM/NOR write waveforms	
Figure 66.	Synchronous multiplexed NOR/PSRAM read timings	
Figure 67.	Synchronous multiplexed PSRAM write timings	
Figure 68.	Synchronous non-multiplexed NOR/PSRAM read timings	
Figure 69.	Synchronous non-multiplexed PSRAM write timings	
Figure 70.	NAND controller waveforms for read access	
Figure 71.	NAND controller waveforms for write access	
Figure 72.	NAND controller waveforms for common memory read access	
Figure 73.	NAND controller waveforms for common memory write access	
Figure 74.	SDRAM read access waveforms (CL = 1)	
Figure 75. Figure 76.	SDRAM write access waveforms	
Figure 76. Figure 77.	Quad-SPI timing diagram - SDR mode	
Figure 77.	SDIO high-speed mode	
Figure 79.	SDIO flight-speed flode	
Figure 80.	LQFP64 outline.	
Figure 81.	LQFP64 recommended footprint	
Figure 82.	LQFP64 top view example	
Figure 83.	LQFP100 outline	
Figure 84.	LQFP100 recommended footprint	
Figure 85.	LQFP100 top view example	
Figure 86.	LQFP144 outline.	
Figure 87.	LQFP144 recommended footprint	
Figure 88.	LQFP144 top view example	
Figure 89.	LQFP176 - Outline	
Figure 90.	LQFP176 - Recommended footprint	
Figure 91.	LQFP176 top view example	
Figure 92.	UFBGA144 outline	
Figure 93.	UFBGA144 recommended footprint	
_	·	



DS11853 Rev 9 11/226

List of figures

STM32F722xx STM32F723xx

Figure 94.	UFBGA144 top view example	212
Figure 95.	UFBGA(176+25) - Outline	213
Figure 96.	UFBGA(176+25) - Recommended footprint	214
Figure 97.	UFBGA176 top view example	215
Figure 98.	WLCSP100 - Outline	216
Figure 99.	WLCSP100 - Recommended footprint	217
Figure 100.	WLCSP100 top view example	219



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32F722xx and STM32F723xx microcontrollers.

This document should be ready in conjunction with the *STM32F72xxx* and *STM32F73xxx* advanced *Arm*[®]-based 32-bit MCUs reference manual (RM0431). The reference manual is available from the STMicroelectronics website www.st.com.

For information on the $Arm^{\&(a)}$ Cortex $^\&$ -M7 core, refer to the Cortex $^\&$ -M7 technical reference manual available from the http://www.arm.com website.



arm

47/

DS11853 Rev 9 13/226

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32F722xx and STM32F723xx devices are based on the high-performance Arm[®] Cortex[®]-M7 32-bit RISC core operating at up to 216 MHz frequency. The Cortex[®]-M7 core features a single floating point unit (SFPU) precision which supports Arm[®] single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security.

The STM32F722xx and STM32F723xx devices incorporate high-speed embedded memories with a Flash memory up to 512 Kbytes, 256 Kbytes of SRAM (including 64 Kbytes of data TCM RAM for critical real-time data), 16 Kbytes of instruction TCM RAM (for critical real-time routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32-bit multi-AHB bus matrix and a multi layer AXI interconnect supporting internal and external memories access.

All the devices offer three 12-bit ADCs, two DACs, a low-power RTC, thirteen general-purpose 16-bit timers including two PWM timers for motor control, two general-purpose 32-bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces.

- Up to three I²Cs
- Five SPIs, three I²Ss in half duplex mode. To achieve the audio class accuracy, the I²S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.
- Four USARTs plus four UARTs
- An USB OTG full-speed and a USB OTG high-speed with full-speed capability (with the ULPI or with the integrated HS PHY depending on the part number)
- One CAN
- Two SAI serial audio interfaces
- Two SDMMC host interfaces

Advanced peripherals include two SDMMC interfaces, a flexible memory control (FMC) interface, a Quad-SPI Flash memory interface.

The STM32F722xx and STM32F723xx devices operate in the –40 to +105 °C temperature range from a 1.7 to 3.6 V power supply. Dedicated supply inputs for the USB (OTG_FS and OTG_HS) and the SDMMC2 (clock, command and 4-bit data) are available on all the packages except LQFP100 and LQFP64 for a greater power supply choice.

The supply voltage can drop to 1.7 V with the use of an external power supply supervisor. A comprehensive set of power-saving mode allows the design of low-power applications.

The STM32F722xx and STM32F723xx devices offer devices in 7 packages ranging from 64 pins to 176 pins. The set of included peripherals changes with the device chosen.

4

These features make the STM32F722xx and STM32F723xx microcontrollers suitable for a wide range of applications:

- Motor drive and application control,
- · Medical equipment,
- Industrial applications: PLC, inverters, circuit breakers,
- Printers, and scanners,
- Alarm systems, video intercom, and HVAC,
- Home audio appliances,
- Mobile applications, Internet of Things,
- Wearable devices: smart watches.

The following table lists the peripherals available on each part number.

Table 2. STM32F722xx and STM32F723xx features and peripheral counts

Peripherals		STM32F72xRx STM32F72xVx		F72xVx	STM32F72xZx STM3		STM32	32F72xlx	
Flash memory in Kbytes		256	512	256	512	256	512	256	512
	System	256(176+16+64)							
SRAM in Kbytes	Instruction	16							
	Backup		4						
FMC memory conti	roller	N	lo			Yes	s ⁽¹⁾		
QUADSPI					Ye	es			
	General-purpose				10	(2)			
Timoro	Advanced-control				2	2			
Timers	Basic	2							
	Low-power	N	No				1		
Random number g	enerator	Yes							
	SPI/I2S	3/3 (simplex) ⁽³⁾ 4/3 (simplex) ⁽³⁾ 5/3 (simplex) ⁽³⁾				plex)(3)			
	I2C	3							
	USART/UART	4,	/2	4/4					
	USB OTG FS	Yes							
	USB OTG HS ⁽⁴⁾	Yes							
Communication interfaces	USB OTG PHY HS controller (USBPHYC)	No Yes ⁽¹⁰⁾							
	CAN	1							
	SAI	2							
	SDMMC1	Yes							
	SDMMC2	No Yes ⁽⁵⁾⁽⁶⁾							

DS11853 Rev 9 15/226

Tubic 2. 6 Timozi 722xx una 6 Timozi 720xx Toutaires una peripriera countes (continuea)							
Peripherals	STM32F72xRx	STM32F72xVx	STM32F72xZx	STM32F72xIx			
GPIOs	50	82 in STM32F722xx 79 in STM32F723xx	114 in STM32F722xx 112 in STM32F723xx	140 in STM32F722xx 138 in STM32F723xx			
12-bit ADC Number of channels		3					
	1	16		24			
12-bit DAC		Yes					
Number of channels		2					
Maximum CPU frequency		216 MHz ⁽⁷⁾					
Operating voltage		1.7 to 3.6 V ⁽⁸⁾					
Operating temperatures	Ambien	Ambient temperatures: -40 to +85 °C /-40 to +105 °C					
		Junction temperature: -40 to + 125 °C					
Package	LQFP64 ⁽⁹⁾	LQFP100 WLCSP100 ⁽¹⁰⁾	LQFP144 UFBGA144 ⁽¹⁰⁾	UFBGA176 LQFP176			

Table 2. STM32F722xx and STM32F723xx features and peripheral counts (continued)

- For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select.
- On the STM32F723xx device packages, except the 176-pin ones, the TIM12 is not available, so there are 9 generalpurpose timers.
- 3. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I²S audio mode
- 4. USB OTG HS with the ULPI on the STM32F722xx devices and with integrated HS PHY on the STM32F723xx devices.
- The SDMMC2 supports a dedicated power rail for clock, command and data 0..4 lines, feature available starting from 144 pin package.
- 6. The SDMMC2 is not available on the STM32F723Vx devices.
- 7. 216 MHz maximum frequency for 40°C to + 85°C ambient temperature range (200 MHz maximum frequency for 40°C to + 105°C ambient temperature range).
- 8. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 3.15.2: Internal reset OFF).
- 9. Available only on the STM32F722xx devices.
- 10. Available only on the STM32F723xx devices.

2.1 Full compatibility throughout the family

The STM32F722xx devices are fully pin-to-pin, compatible with the STM32F7x5xx, STM32F7x6xx, STM32F7x7xx devices.

The STM32F722xx devices are partially pin-to-pin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle.

Figure 1 and *Figure 2* give compatible board designs between the STM32F722xx, with LQFP64 and LQFP100 packages, and STM32F4xx families.




Figure 1. Compatible board design for LQFP100 package




Figure 2. Compatible board design for LQFP64 package

The STM32F722xx LQFP144, UFBGA176 and LQFP176 packages are fully pin to pin compatible with the STM32F4xx devices.

4

2.2 STM32F723xx versus STM32F722xx LQFP100/ LQFP144/ LQFP176 packages

Figure 3. Compatible board design for LQFP100 package





Figure 4. Compatible board design for LQFP144 package



DS11853 Rev 9 19/226




Figure 5. Compatible board design for LQFP176 package

Figure 6 shows the general block diagram of the device family.

4




Figure 6. STM32F722xx and STM32F723xx block diagram

- The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register.
- 2. Available only on the STM32F723xx devices.
- 3. Available only on the STM32F723xx LQFP100 package.

DS11853 Rev 9 21/226

3 Functional overview

3.1 Arm Cortex-M7 with FPU

The Arm Cortex-M7 with FPU processor is the latest generation of Arm processors for embedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and low interrupt latency.

The Cortex-M7 processor is a highly efficient high-performance featuring:

- Six-stage dual-issue pipeline
- Dynamic branch prediction
- Harvard caches (8 Kbytes of I-cache and 8 Kbytes of D-cache)
- 64-bit AXI4 interface
- 64-bit ITCM interface
- 2x32-bit DTCM interfaces

The processor supports the following memory interfaces:

- tightly-coupled memory (TCM) interface
- Harvard instruction and data caches and AXI master (AXIM) interface
- dedicated low-latency AHB-Lite peripheral (AHBP) interface

The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution.

It supports single precision FPU (floating point unit), speeds up software development by using metalanguage development tools, while avoiding saturation.

Figure 6 shows the general block diagram of the STM32F722xx and STM32F723xx family.

Note: Cortex-M7 with FPU core is binary compatible with the Cortex-M4 core.

3.2 Memory protection unit

The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to eight protected areas that can in turn be divided up into eight subareas. The protection area sizes are between 32 bytes and the whole 4 Gbytes of addressable memory.

The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.3 Embedded Flash memory

The STM32F722xx and STM32F723xx devices embed a Flash memory of up to 512 Kbytes available for storing programs and data.

The flexible protections can be configured thanks to option bytes:

- Readout protection (RDP) to protect the whole memory. Three levels are available:
 - Level 0: no readout protection
 - Level 1: no access (read, erase, program) to the Flash memory or backup SRAM
 can be performed while the debug feature is connected or while booting from RAM
 or system memory bootloader.
 - Level 2: debug/chip read protection disabled
- Write protection (WRP): the protected area is protected against erasing and programming.
- Proprietary code readout protection (PCROP): Flash memory user sectors (0 to 7) can be protected against D-bus read accesses by using the proprietary readout protection (PCROP). The protected area is execute-only.

3.4 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.5 Embedded SRAM

All the devices feature:

- System SRAM up to 256 Kbytes:
 - SRAM1 on AHB bus Matrix: 176 Kbytes
 - SRAM2 on AHB bus Matrix: 16 Kbytes
 - DTCM-RAM on TCM interface: 64 Kbytes for critical real-time data
- Instruction RAM (ITCM-RAM) 16 Kbytes:
 - It is mapped on TCM interface and reserved only for CPU execution/instruction useful for critical real-time routines.

The data TCM RAM is accessible by the GP-DMAs and peripheral DMAs through the specific AHB slave of the CPU. The instruction TCM RAM is reserved only for CPU. It is accessed at CPU clock speed with 0 wait states.

4 Kbytes of backup SRAM

This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode.

4


DS11853 Rev 9 23/226

3.6 AXI-AHB bus matrix

The STM32F722xx and STM32F723xx system architecture is based on two subsystems:

- an AXI-to-multi-AHB bridge converting AXI4 protocol to AHB-Lite protocol:
 - 3x AXI-to-32-bit-AHB bridges connected to AHB bus matrix
 - 1x AXI-to-64-bit-AHB bridge connected to the embedded Flash memory
- a multi-AHB bus matrix
 - The 32-bit multi-AHB bus matrix interconnects all the masters (CPU, DMAs, USB HS) and the slaves (Flash memory, RAM, FMC, QUADSPI, AHB and APB peripherals), and ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Figure 7. STM32F722xx and STM32F723xx AXI-AHB bus matrix architecture⁽¹⁾



1. The above figure has large wires for 64-bits bus and thin wires for 32-bits bus.

3.7 DMA controller (DMA)

The devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with eight streams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).

The two DMA controllers support a circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code.

Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. The configuration is made by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals:

- SPI and I2S
- I2C
- USART
- General-purpose, basic and advanced-control timers TIMx
- DAC
- SDMMC
- ADC
- SAI
- QUADSPI

3.8 Flexible memory controller (FMC)

The flexible memory controller (FMC) includes three memory controllers:

- NOR/PSRAM memory controller
- NAND/memory controller
- synchronous DRAM (SDRAM/mobile LPSDR SDRAM) controller

The main features of the FMC controller are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/oneNAND Flash memory
 - PSRAM (four memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
- Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories
- 8-, 16-, 32-bit data bus width
- Independent chip select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO
- Read FIFO for SDRAM controller

47/

DS11853 Rev 9 25/226

HCLK/2 maximum FMC CLK/FMC SDCLK frequency for synchronous accesses

LCD parallel interface

The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports Intel[®] 8080 and Motorola[®] 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost-effective graphic applications using LCD modules, with embedded controllers or high performance solutions using external controllers with dedicated acceleration.

3.9 Quad-SPI memory interface (QUADSPI)

All the devices embed a Quad-SPI memory interface, which is a specialized communication interface targeting single, dual or quad-SPI Flash memories. It can work in:

- Direct mode through registers
- External Flash status register polling mode
- Memory-mapped mode

Up to 256 Mbytes of external Flash are memory mapped, supporting 8-, 16-, and 32-bit access. The code execution is supported.

The opcode and the frame format are fully programmable. The communication can be either in single-data rate or dual-data rate.

3.10 Nested vectored interrupt controller (NVIC)

The devices embed a nested vectored interrupt controller able to manage 16 priority levels, and handle up to 110 maskable interrupt channels, plus the 16 interrupt lines of the Cortex-M7 with FPU core.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support tail chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with a minimum interrupt latency.

3.11 External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge-detector lines used to generate interrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 140 GPIOs in the STM32F722xx devices (138 GPIOs in the STM32F723xx devices) can be connected to the 16 external interrupt lines.



3.12 Clocks and startup

On reset the 16 MHz internal HSI RC oscillator is selected as the default CPU clock. The 16 MHz internal RC oscillator is factory-trimmed to offer 1% accuracy. The application can then select as system clock either the RC oscillator or an external 4-26 MHz clock source. This clock can be monitored for failure. If a failure is detected, the system automatically switches back to the internal RC oscillator and a software interrupt is generated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 216 MHz. Similarly, a full interrupt management of the PLL clock entry is available when necessary (for example if an indirectly used external oscillator fails).

Several prescalers allow the configuration of the two AHB buses, the high-speed APB (APB2), and the low-speed APB (APB1) domains. The maximum frequency of the two AHB buses is 216 MHz, while the maximum frequency of the high-speed APB domains is 108 MHz. The maximum allowed frequency of the low-speed APB domain is 54 MHz.

The devices embed two dedicated PLLs (PLLI2S and PLLSAI) which allow audio class performance to be achieved. In this case, the I²S and SAI master clock can generate all standard sampling frequencies from 8 kHz to 192 kHz.

The STM32F723xx devices embed two PLLs inside the PHY HS controller: PLL1 and PLL2. The PLL1 allows an output of 60 MHz used as an input for PLL2 which itself allows the generation of 480 Mbps in the USB OTG High Speed mode.

The PLL1 has as input HSE clock.

3.13 Boot modes

At startup, the boot memory space is selected by the BOOT pin and BOOT_ADDx option bytes, allowing any boot memory address to be programmed from 0x0000 0000 to 0x3FFF FFFF, which includes:

- all Flash address space mapped on ITCM or AXIM interface
- all RAM address space: ITCM, DTCM RAMs, and SRAMs mapped on AXIM interface
- · system memory bootloader

The bootloader is located in system memory. It is used to reprogram the Flash memory through a serial interface.

3.14 Power supply schemes

- V_{DD} = 1.7 to 3.6 V: external power supply for I/Os and the internal regulator (when enabled), provided externally through VDD pins.
- V_{SSA}, V_{DDA} = 1.7 to 3.6 V: external analog power supplies for ADC, DAC, reset blocks, RCs and PLL. V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.
- V_{BAT} = 1.65 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

Note: The V_{DD}/V_{DDA} minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section 3.15.2: Internal reset OFF). Refer to Table 3: Voltage regulator configuration mode versus device operating mode to identify the packages supporting this option.

 The V_{DDSDMMC} can be connected either to V_{DD} or to an external independent power supply (1.8 to 3.6 V) for the SDMMC2 pins (clock, command, and 4-bit data).

47/

DS11853 Rev 9 27/226

For example, when the device is powered at 1.8 V, an independent power supply 2.7 V can be connected to $V_{DDSDMMC}$. When the $V_{DDSDMMC}$ is connected to a separated power supply, it is independent from V_{DD} or V_{DDA} , but it must be the last supply to be provided, and the first to disappear. The following conditions $V_{DDSDMMC}$ must be respected:

- During the power-on phase (V_{DD} < V_{DD_MIN}), V_{DDSDMMC} must be always lower than V_{DD}.
- During the power-down phase ($V_{DD} < V_{DD_MIN}$), $V_{DDSDMMC}$ must be always lower than V_{DD} .
- The V_{DDSDMMC} rising and falling time rate specifications must be respected.
- In the operating mode phase, $V_{DDSDMMC}$ can be lower or higher than V_{DD} : All associated GPIOs powered by $V_{DDSDMMC}$ are operating between $V_{DDSDMMC_MIN}$ and $V_{DDSDMMC_MAX}$.
- The V_{DDUSB} can be connected either to V_{DD} or to an external independent power supply (3.0 to 3.6 V) for USB transceivers (refer to *Figure 8* and *Figure 9*). For example, when the device is powered at 1.8 V, an independent power supply 3.3 V can be connected to the V_{DDUSB}. When the V_{DDUSB} is connected to a separated power supply, it is independent from V_{DD} or V_{DDA}, but it must be the last supply to be provided, and the first to disappear. The following conditions V_{DDUSB} must be respected:
 - During the power-on phase (V_{DD} < V_{DD_MIN}), V_{DDUSB} must be always lower than V_{DD}.
 - During the power-down phase ($V_{DD} < V_{DD_MIN}$), V_{DDUSB} must be always lower than V_{DD} .
 - The V_{DDUSB} rising and falling time rate specifications must be respected.
 - In the operating mode phase, V_{DDUSB} can be lower or higher than V_{DD}:
 - If the USB (USB OTG_HS/OTG_FS) is used, the associated GPIOs powered by V_{DDUSB} are operating between $V_{DDUSB\ MIN}$ and $V_{DDUSB\ MAX}$.
 - The V_{DDUSB} supplies both USB transceiver (USB OTG_HS and USB OTG_FS). If only one USB transceiver is used in the application, the GPIOs associated to the other USB transceiver are still supplied by V_{DDUSB} .
 - If the USB (USB OTG_HS/OTG_FS) is not used, the associated GPIOs powered by $V_{DD\,USB}$ are operating between $V_{DD\,MIN}$ and $V_{DD\,MAX}$.

4





Figure 8. V_{DDUSB} connected to V_{DD} power supply





On the STM32F7x3xx devices, the USB OTG HS subsystem uses one or two additional power supply pins depending on the package:

- The VDD12OTGHS pin is the output of PHY HS regulator (1.2 V). An external capacitor of 2.2 μ F must be connected on the VDD12OTGHS pin.
- On the LQFP100 only, a second power pin VDDPHYHS is used to supply the USB OTG PHY HS and associated GPIOs. The VDDPHYHS follows the same rules provided for the VDDUSB power pin.

DS11853 Rev 9

3.15 Power supply supervisor

3.15.1 Internal reset ON

On packages embedding the PDR_ON pin, the power supply supervisor is enabled by holding PDR_ON high. On the other packages, the power supply supervisor is always enabled.

The device has an integrated power-on reset (POR)/power-down reset (PDR) circuitry coupled with a brownout reset (BOR) circuitry. At power-on, POR/PDR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process starts, either to confirm or modify default BOR thresholds, or to disable BOR permanently. Three BOR thresholds are available through option bytes. The device remains in reset mode when $V_{\rm DD}$ is below a specified threshold, $V_{\rm POR/PDR}$ or $V_{\rm BOR}$, without the need for an external reset circuit.

The device also features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply, and compares it to the V_{PVD} threshold. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold, and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.15.2 Internal reset OFF

This feature is available only on packages featuring the PDR_ON pin. The internal POR/PDR circuitry is disabled through the PDR_ON pin.

An external power supply supervisor monitors V_{DD} and NRST, and maintains the device in reset mode as long as V_{DD} is below a specified threshold. PDR_ON must be connected to V_{SS} (see the figure below).




Figure 10. Power supply supervisor interconnection with internal reset OFF

The V_{DD} specified threshold, below which the device must be maintained under reset, is 1.7 V (see *Figure 11*).

A comprehensive set of power-saving mode allows design low-power applications.

When the internal reset is OFF, the following integrated features are no more supported:

- The integrated POR/PDR circuitry is disabled.
- The BOR circuitry must be disabled.
- The embedded PVD is disabled.
- V_{BAT} functionality is no more available, and V_{BAT} pin must be connected to V_{DD}.

All packages, except the LQFP100, disables the internal reset through the PDR_ON signal when connected to V_{SS} .




Figure 11. PDR_ON control with internal reset OFF

3.16 Voltage regulator

The regulator has four operating modes:

- Regulator ON
 - main regulator mode (MR)
 - low-power regulator (LPR)
 - power-down
- Regulator OFF

3.16.1 Regulator ON

On packages embedding the BYPASS_REG pin, the regulator is enabled by holding BYPASS_REG low. On all other packages, the regulator is always enabled.

577

DS11853 Rev 9 31/226

There are three power modes configured by software when the regulator is ON:

- MR mode used in Run/Sleep modes, or in Stop modes:
 - In Run/Sleep modes

The MR mode is used either in the normal mode (default mode) or the over-drive mode (enabled by software). A different voltage scaling is provided to reach the best compromise between maximum frequency and dynamic power consumption. The over-drive mode allows operating at a higher frequency than the normal mode for a given voltage scaling.

- In Stop modes

The MR can be configured in two ways during stop mode:

- MR operates in normal mode (default mode of MR in Stop mode).
- MR operates in under-drive mode (reduced leakage mode).
- LPR is used in Stop mode:

The LP regulator mode is configured by software when entering Stop mode.

Like the MR mode, the LPR can be configured in two ways during stop mode:

- LPR operates in normal mode (default mode when LPR is ON).
- LPR operates in under-drive mode (reduced leakage mode).
- Power-down is used in Standby mode.

The power-down mode is activated only when entering in Standby mode. The regulator output is in high impedance, and the kernel circuitry is powered down, inducing zero consumption. The contents of the registers and SRAM are lost.

Refer to *Table 3* for a summary of voltage regulator modes versus device operating modes.

 V_{CAP_1} and V_{CAP_2} pins must be connected to 2 × 2.2 μ F, ESR < 2 Ω (or 1 × 4.7 μ F, ESR between 0.1 Ω and 0.2 Ω if only the V_{CAP_1} pin is provided (on LQFP64 package)).

All the packages have the regulator ON feature.

Table 3. Voltage regulator configuration mode versus device operating mode⁽¹⁾

Voltage regulator configuration	Run mode	Sleep mode	Stop mode	Standby mode
Normal mode	MR	MR	MR or LPR	-
Over-drive mode ⁽²⁾	MR	MR	-	-
Under-drive mode	-	-	MR or LPR	-
Power-down mode	-	-	-	Yes

^{1. &#}x27;-' means that the corresponding configuration is not available.

3.16.2 Regulator OFF

This feature is available only on packages featuring the BYPASS_REG pin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode supplies externally a V_{12} voltage source through VCAP 1 and VCAP 2 pins.

Since the internal voltage scaling is not managed internally, the external voltage value must be aligned with the targeted maximum frequency. The two 2.2 μ F ceramic capacitors must be replaced by two 100 nF decoupling capacitors.



^{2.} The over-drive mode is not available when V_{DD} = 1.7 to 2.1 V.

When the regulator is OFF, there is no more internal monitoring on V_{12} . An external power supply supervisor can be used to monitor the V_{12} of the logic power domain. The PA0 pin can be used for this purpose, and act as power-on reset on V_{12} power domain.

In regulator OFF mode, the following features are no more supported:

- PA0 cannot be used as a GPIO pin since it is used to reset a part of the V₁₂ logic power domain which is not reset by the NRST pin.
- As long as PA0 is kept low, the debug mode cannot be used under power-on reset.
 As a consequence, PA0 and NRST pins must be managed separately if the debug connection under reset or pre-reset is required.
- The over-drive and under-drive modes are not available.
- The Standby mode is not available.




Figure 12. Regulator OFF

The following conditions must be respected:

- V_{DD} must always be higher than V_{CAP_1} and V_{CAP_2} to avoid current injection between power domains.
- If the time for V_{CAP_1} and V_{CAP_2} to reach V_{12} minimum value is faster than the time for V_{DD} to reach 1.7 V, then PA0 must be kept low to cover both conditions: until V_{CAP_1} and V_{CAP_2} reach V_{12} minimum value and until V_{DD} reaches 1.7 V (see Figure 13).
- Otherwise, if the time for V_{CAP_1} and V_{CAP_2} to reach V₁₂ minimum value is slower than the time for V_{DD} to reach 1.7 V, then PAO can be asserted low externally (see Figure 14).
- If V_{CAP_1} and V_{CAP_2} go below V₁₂ minimum value, and V_{DD} is higher than 1.7 V, then
 a reset must be asserted on PA0 pin.

The minimum value of V_{12} depends on the maximum frequency targeted in the application. On the LQFP64 pin package, the $V_{\rm CAP~2}$ is not available.

4


Note:

DS11853 Rev 9 33/226

Figure 13. Startup in regulator OFF: slow V_{DD} slope - power-down reset risen after $V_{CAP\ 1}/V_{CAP\ 2}$ stabilization

1. This figure is valid whatever the internal reset mode (ON or OFF).





1. This figure is valid whatever the internal reset mode (ON or OFF).

4

3.16.3 Regulator ON/OFF and internal reset ON/OFF availability

Table 4. Regulator ON/OFF and internal reset ON/OFF availability

Package	Regulator ON	Regulator OFF	Internal reset ON	Internal reset OFF
LQFP64, LQFP100	Yes	No	Yes	No
LQFP144	165		Yes	Yes
LQFP176, UFBGA144, UFBGA176	Yes BYPASS_REG set to V _{SS}	Yes BYPASS_REG set to V _{DD}	PDR_ON set to V _{DD}	PDR_ON set to V _{SS}

3.17 Real-time clock (RTC), backup SRAM and backup registers

The RTC is an independent BCD timer/counter. It supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, month, year, in BCD (binary-coded decimal) format
- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Two programmable alarms
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock.
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision.
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy.
- Three anti-tamper detection pins with programmable filter
- Timestamp feature which can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode.
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period

The RTC and the 32 backup registers are supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The backup registers are 32-bit registers used to store 128 bytes of user application data when VDD power is not present. They are not reset by a system or power reset, or when the device wakes up from Standby mode.

The RTC clock sources can be:

- a 32.768 kHz external crystal (LSE)
- an external resonator or oscillator (LSE)
- the internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
- the high-speed external clock (HSE) divided by 32

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes.

5/

DS11853 Rev 9 35/226

All the RTC events (alarm, wakeup timer, timestamp, or tamper) can generate an interrupt, and wake up the device from the low-power modes.

3.18 Low-power modes

The devices support three low-power modes to achieve the best compromise between low-power consumption, short startup time, and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate, and can wake up the CPU when an interrupt/event occurs.

Stop mode

The Stop mode achieves the lowest power consumption while retaining the contents of SRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled.

The voltage regulator can be put either in main regulator mode (MR) or in low-power mode (LPR). Both modes can be configured as follows (see *Table 5: Voltage regulator modes in Stop mode*):

- normal mode (default mode when MR or LPR is enabled)
- under-drive mode

The device can be woken up from the Stop mode by any of the EXTI lines (the EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm, wakeup, tamper, time stamp events, the USB OTG FS/HS wake up, and the LPTIM1 asynchronous interrupt).

 Voltage regulator configuration
 Main regulator (MR)
 Low-power regulator (LPR)

 Normal mode
 MR ON
 LPR ON

 Under-drive mode
 MR in under-drive mode
 LPR in under-drive mode

Table 5. Voltage regulator modes in Stop mode

Standby mode

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off, so that the entire 1.2 V domain is powered off. The PLL, the HSI RC, and the HSE crystal oscillators are also switched off. After entering Standby mode, the SRAM and register contents are lost except for registers in the backup domain, and the backup SRAM when selected.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a rising or falling edge on one of the six WKUP pins (PA0, PA2, PC1, PC13, PI8, PI11), or an RTC alarm, wakeup, tamper, time stamp event occurs.

The Standby mode is not supported when the embedded voltage regulator is bypassed, and the 1.2 V domain is controlled by an external power.

3.19 V_{BAT} operation

The VBAT pin is used to power the device V_{BAT} domain from an external battery, an external super-capacitor, or from V_{DD} when no external battery and an external super-capacitor are present.

The V_{BAT} operation is activated when V_{DD} is not present.

The VBAT pin supplies the RTC, the backup registers, and the backup SRAM.

Note: When the microcontroller is supplied from V_{BAT} , external interrupts and RTC alarm/events do not exit it from V_{BAT} operation.

When the PDR_ON pin is connected to V_{SS} (internal reset OFF), the V_{BAT} functionality is no more available, and the VBAT pin must be connected to VDD.

3.20 Timers and watchdogs

The devices include two advanced-control timers, eight general-purpose timers, two basic timers, and two watchdog timers.

All timer counters can be frozen in debug mode.

Table 6 compares the features of the advanced-control, general-purpose and basic timers.

Table 6. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	e factor request c		Capture/ compare channels	Complem entary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
Advanced -control	TIM1, TIM8	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	Yes	108	216

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/ compare channels	Complem entary output	Max interface clock (MHz)	Max timer clock (MHz) ⁽¹⁾
	TIM2, TIM5	32-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
	TIM3, TIM4	16-bit	Up, Down, Up/down	Any integer between 1 and 65536	Yes	4	No	54	108/216
General	TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No	108	216
purpose	TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	108	216
	TIM12	16-bit	Up	Any integer between 1 and 65536	No	2	No	54	108/216
	TIM13, TIM14	16-bit	Up	Any integer between 1 and 65536	No	1	No	54	108/216
Basic	TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	54	108/216

Table 6. Timer feature comparison (continued)

3.20.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers (TIM1, TIM8) can be seen as three-phase PWM generators multiplexed on six channels. They have complementary PWM outputs with programmable inserted dead times. They can also be considered as complete general-purpose timers. Their four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge- or center-aligned modes)
- one-pulse mode output

If configured as standard 16-bit timers, they have the same features as the general-purpose TIMx timers. If configured as 16-bit PWM generators, they have full modulation capability (0-100%).



The maximum timer clock is either 108 or 216 MHz, depending on TIMPRE bit configuration in the RCC_DCKCFGR register.

The advanced-control timer can work together with the TIMx timers via the timer Link feature for synchronization or event chaining.

The TIM1 and TIM8 support independent DMA request generation.

3.20.2 General-purpose timers (TIMx)

There are ten synchronizable general-purpose timers embedded in the STM32F722xx and STM32F723xx devices (see *Table 6* for differences).

TIM2, TIM3, TIM4, TIM5

The STM32F722xx and STM32F723xx include four full-featured general-purpose timers: TIM2, TIM5, TIM3, and TIM4. The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They all feature 4 independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input capture/output compare/PWM on the largest packages.

The TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the other general-purpose timers and the advanced-control timers TIM1 and TIM8 via the timer link feature for synchronization or event chaining.

Any of these general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation. They are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 4 hall-effect sensors.

TIM9, TIM10, TIM11, TIM12, TIM13, and TIM14

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10, TIM11, TIM13, and TIM14 feature one independent channel, whereas TIM9 and TIM12 have two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers. They can also be used as simple time bases.

3.20.3 Basic timers TIM6 and TIM7

These timers are mainly used for the DAC trigger and waveform generation. They can also be used as a generic 16-bit time base.

The TIM6 and TIM7 support independent DMA request generation.

3.20.4 Low-power timer (LPTIM1)

The low-power timer has an independent clock and is running also in Stop mode if it is clocked by LSE, LSI or an external clock. It is able to wakeup the devices from Stop mode.

This low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 16-bit compare register
- configurable output: pulse, PWM
- continuous/one-shot mode
- selectable software/hardware input trigger
- selectable clock source:

4

DS11853 Rev 9 39/226

- internal clock source: LSE, LSI, HSI, or APB clock
- external clock source over LPTIM input (working even with no internal clock source running, used by the pulse-counter application)
- programmable digital glitch filter
- encoder mode

3.20.5 Independent watchdog

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC and as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.

3.20.6 Window watchdog

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.20.7 SysTick timer

This timer is dedicated to real-time operating systems, but could also be used as a standard downcounter. It features:

- a 24-bit downcounter
- auto-reload capability
- maskable system interrupt generation when the counter reaches 0
- programmable clock source

3.21 Inter-integrated circuit interface (I2C)

The devices embed three I2Cs. Refer to *Table 7: I2C implementation* for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and master modes, multimaster capability
 - Standard-mode (Sm), with a bitrate up to 100 kbit/s
 - Fast-mode (Fm), with a bitrate up to 400 kbit/s
 - Fast-mode Plus (Fm+), with a bitrate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching



- System management bus (SMBus) specification rev 2.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBusTM) specification rev 1.1 compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming.
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 7. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3
Standard-mode (up to 100 kbit/s)	X	Х	Х
Fast-mode (up to 400 kbit/s)	Х	Х	Х
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	Х	Х	Х
Programmable analog and digital noise filters	Х	Х	Х
SMBus/PMBus hardware support	Х	Х	Х
Independent clock	Х	Х	Х

^{1.} X: supported.

3.22 Universal synchronous/asynchronous receiver transmitters (USART)

The devices embed USARTs. Refer to *Table 8: USART implementation* for the features implementation.

The universal synchronous asynchronous receiver transmitter (USART) offers a flexible means of full-duplex data exchange with external equipment requiring an industry standard NRZ asynchronous serial data format.

The USART peripheral supports:

- Full-duplex asynchronous communications
- Configurable oversampling method by 16 or 8 to give flexibility between speed and clock tolerance
- Dual clock domain allowing convenient baud rate programming independent from the PCLK reprogramming
- A common programmable transmit and receive baud rate of up to 27 Mbit/s when USART clock source is system clock frequency (max is 216 MHz) and oversampling by eight is used.
- Auto baud rate detection
- Programmable data word length (7 or 8 or 9 bits) word length
- Programmable data order with MSB-first or LSB-first shifting
- Programmable parity (odd, even, no parity)

4

DS11853 Rev 9 41/226

- Configurable stop bits (1, 1.5, or 2 stop bits)
- Synchronous mode and clock output for synchronous communications
- Single-wire half-duplex communications
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Multiprocessor communications
- LIN master synchronous break send capability and LIN slave break detection capability
- IrDA SIR encoder decoder supporting 3/16 bit duration for normal mode
- Smartcard mode (T = 0 and T = 1 asynchronous protocols for Smartcards as defined in the ISO/IEC 7816-3 standard)
- Support for Modbus communication

Table 8 summarizes the implementation of all U(S)ARTs instances

Features⁽¹⁾ USART1/2/3/6 **UART4/5/7/8** 7. 8 and 9 bits Data length Hardware flow control for modem Χ Х Continuous communication using DMA Multiprocessor communication Χ Χ Synchronous mode Χ Smartcard mode Х Single-wire half-duplex communication Χ Х IrDA SIR ENDEC block Χ Χ LIN mode Χ Х Dual clock domain Χ Χ Receiver timeout interrupt Χ Χ Х Modbus communication Χ Auto baud rate detection Χ Χ Х Х Driver enable

Table 8. USART implementation

3.23 Serial peripheral interface (SPI)/inter- integrated sound interfaces (I²S)

The devices feature up to five SPIs in slave and master modes in full-duplex and simplex communication modes. SPI1, SPI4, and SPI5 can communicate at up to 50 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable from 4 to 16 bits. The SPI interfaces support the NSS pulse mode, TI mode and Hardware CRC calculation. All the SPIs can be served by the DMA controller.



^{1.} X: supported.

Three standard I²S interfaces (multiplexed with SPI1, SPI2 and SPI3) are available. They can be operated in master or slave mode, in simplex communication modes, and can be configured to operate with a 16-/32-bit resolution as an input or output channel. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I²S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

All I2Sx can be served by the DMA controller.

3.24 Serial audio interface (SAI)

The devices embed two serial audio interfaces.

The serial audio interface is based on two independent audio subblocks which can operate as transmitter or receiver with their FIFO. Many audio protocols are supported by each block: I²S standards, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF output, supporting audio sampling frequencies from 8 kHz up to 192 kHz. Both subblocks can be configured in master or in slave mode.

In master mode, the master clock can be output to the external DAC/CODEC at 256 times of the sampling frequency.

The two subblocks can be configured in synchronous mode when full-duplex mode is required.

SAI1 and SAI2 can be served by the DMA controller.

3.25 Audio PLL (PLLI2S)

The devices feature an additional dedicated PLL for audio I²S and SAI applications. It allows the achievement of an error-free I²S sampling clock accuracy without compromising on the CPU performance, while using USB peripherals.

The PLLI2S configuration can be modified to manage an I²S/SAI sample rate change without disabling the main PLL (PLL) used for CPU and USB interfaces.

The audio PLL can be programmed with very low error to obtain sampling rates ranging from 8 kHz to 192 lHz.

In addition to the audio PLL, a master clock input pin can be used to synchronize the I^2S/SAI flow with an external PLL (or codec output).

3.26 Audio PLL (PLLSAI)

An additional PLL dedicated to audio is used for the SAI1 peripheral in case the PLLI2S is programmed to achieve another audio sampling frequency (49.152 MHz or 11.2896 MHz) and the audio application requires both sampling frequencies simultaneously.

3.27 SD/SDIO/MMC card host interface (SDMMC)

SDMMC host interfaces are available, that support MultiMediaCard System Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.

4

DS11853 Rev 9 43/226

The interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory Card Specification Version 2.0.

The SDMMC Card Specification Version 2.0 is also supported with two different databus modes: 1-bit (default) and 4-bit.

The current version supports only one SD/SDMMC/MMC4.2 card at any one time and a stack of MMC4.1 or previous.

The SDMMC can be served by the DMA controller

3.28 Controller area network (bxCAN)

The CAN is compliant with the 2.0A and B (active) specifications with a bit rate up to 1 Mbit/s. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. The CAN has three transmit mailboxes, two receive FIFOs with three stages and 28 shared scalable filter banks (all of them can be used even if one CAN is used). 256 bytes of SRAM are allocated to the CAN.

3.29 Universal serial bus on-the-go full-speed (OTG_FS)

The devices embed an USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 1.28 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 1 bidirectional control endpoint + 5 IN endpoints + 5 OUT endpoints
- 12 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- Internal FS OTG PHY support
- HNP/SNP/IP inside (no need for any external resistor)
- BCD support

For the OTG/Host modes, a power switch is needed in case bus-powered devices are connected

3.30 Universal serial bus on-the-go high-speed (OTG_HS)

The devices embed an USB OTG high-speed (up to 480 Mbit/s) device/host/OTG peripheral. The USB OTG HS supports both full-speed and high-speed operations. It integrates the transceivers for full-speed operation (12 Mbit/s).

The STM32F722xx devices feature a UTMI low-pin interface (ULPI) for high-speed operation (480 Mbit/s). When using the USB OTG HS in HS mode, an external PHY device connected to the ULPI is required.



The STM32F723xx devices feature an integrated PHY HS.

The USB OTG HS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has a software-configurable endpoint setting and supports suspend/resume. The USB OTG controller requires a dedicated 48 MHz clock that is generated by a PLL connected to the HSE oscillator.

The major features are:

- Combined Rx and Tx FIFO size of 4 Kbytes with dynamic FIFO sizing
- Supports the session request protocol (SRP) and host negotiation protocol (HNP)
- 8 bidirectional endpoints
- 16 host channels with periodic OUT support
- Software configurable to OTG1.3 and OTG2.0 modes of operation
- USB 2.0 LPM (Link Power Management) support
- For STM32F722xx devices: External HS or HS OTG operation supporting ULPI in SDR mode. The OTG PHY is connected to the microcontroller ULPI port through 12 signals. It can be clocked using the 60 MHz output.
- For STM32F723xx devices: Internal HS OTG PHY support
- Internal USB DMA
- HNP/SNP/IP inside (no need for any external resistor)
- For OTG/Host modes, a power switch is needed in case bus-powered devices are connected

Universal serial-bus controller on-the-go high-speed PHY controller (USBPHYC) only on STM32F723xx devices.

The USB HS PHY controller:

- Sets the PHYPLL1/2 values for the PHY HS.
- Sets the other controls on the PHY HS.
- Controls and monitors the USB PHY LDO.

3.31 Random number generator (RNG)

All the devices embed an RNG that delivers 32-bit random numbers generated by an integrated analog circuit.

3.32 General-purpose input/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain, with or without pull-up or pull-down), as input (floating, with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current-capable and have speed selection to better manage internal noise, power consumption and electromagnetic emission.

The I/O configuration can be locked if needed by following a specific sequence in order to avoid spurious writing to the I/Os registers.

A fast I/O handling allows a maximum I/O toggling up to 108 MHz.

4

DS11853 Rev 9 45/226

3.33 Analog-to-digital converters (ADCs)

Three 12-bit analog-to-digital converters are embedded and each ADC shares up to 16 external channels, performing conversions in the single-shot or scan mode. In the scan mode, an automatic conversion is performed on a selected group of analog inputs.

Additional logic functions embedded in the ADC interface allow:

- Simultaneous sample and hold
- Interleaved sample and hold

The ADC can be served by the DMA controller. An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

To synchronize A/D conversion and timers, the ADCs can be triggered by any of TIM1, TIM2, TIM3, TIM4, TIM5, or TIM8 timer.

3.34 Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with the temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the same input channel as V_{BAT} , ADC1_IN18, which is used to convert the sensor output voltage into a digital value. When the temperature sensor and V_{BAT} conversion are enabled at the same time, only V_{BAT} conversion is performed.

As the offset of the temperature sensor varies from chip to chip due to process variation, the internal temperature sensor is mainly suitable for applications that detect temperature changes instead of absolute temperatures. If an accurate temperature reading is needed, then an external temperature sensor part must be used.

3.35 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- · Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion
- Input voltage reference V_{REF+}

Eight DAC trigger inputs are used in the device. The DAC channels are triggered through the timer update outputs that are also connected to different DMA streams.



3.36 Serial-wire JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded, and is a combined JTAG and serial-wire debug port that enables either a serial-wire debug, or a JTAG probe to be connected to the target.

The debug is performed using two pins only instead of five required by the JTAG (JTAG pins can be reused as GPIO with alternate function): JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.37 Embedded Trace Macrocell™

The Arm Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32F722xx and STM32F723xx device through a small number of ETM pins to an external hardware trace port analyser (TPA). The TPA is connected to a host computer using the USB or any other high-speed channel. The real-time instruction and data flow activity can be recorded and then formatted for display on the host computer that runs the debugger software. The TPA hardware is commercially available from common development tool vendors.

The Embedded Trace Macrocell operates with third party debugger software tools.



DS11853 Rev 9 47/226

4 Pinouts and pin description




Figure 15. STM32F722xx LQFP64 pinout

1. The above figure shows the package top view.

47/




Figure 16. STM32F722xx LQFP100 pinout

4


DS11853 Rev 9 49/226

PE2□ PE3□ PE4□ PE5□ □ VDD □ VSS 75 2 74 3 73 UCAP_2 4 □PA13 72 71 PA12 70 PA11 PE6□ VBAT 🗖 6 PC13 PC14-OSC32_IN 69 □PA10 □PA9 68 PC15-OSC32_OUT 67 БРА8 PC9 vss □ 66 VDD □ 11 65 □ PC8 PH0-OSC_IN ☐ 12 PH1-OSC_OUT☐ 13 NRST ☐ 14 64 □ PC7 LQFP100 63 □ PC6 62 □ PD15 PC0 □ 15 61 □ PD14 □ PD13 59 □ PD12 58 □ PD11 57 □ PB15 VREF+□ 20 56 🗆 PB14 VDDA □ 21 55 □ VDD12OTGHS PAO-WKUP 22 PA1 23 PA2 24 54 □ VDDPHYHS 53 OTG_HS_REXT 52 | PB13 51 | PB12 PA3 🗆 25 VSS C VOD C VOS C VOD C MSv63474V1

Figure 17. STM32F723xx LQFP100 pinout

4


Figure 18. STM32F723xx WLCSP100 ballout (with OTG PHY HS)



477

DS11853 Rev 9 51/226

Figure 19. STM32F722xx LQFP144 pinout V_{DD}
PDR_ON
PE1
PE1
PE3
PB9
PB9
PB7
PB6
PB7
PB7
PB7
PB7
PB7
PB7
PG11
PG12
PG13
PG13
PG14
PG13
PG17
PG18
PG17
PG10
PG9



^{1.} The above figure shows the package top view.

 $\begin{array}{c} 4444 \\ 4454 \\ 44$ PE2 🗖 1 $\vdash V_{DD}$ 108 107 V_{SS} 106 V_{CAP_2} PE3 🗖 2 PE4 🗆 3 105 PA13 PE5 4 PE6 5 VBAT 6 PC13 7 104 PA12 103 PA11 102 PA10 PC14 ☐ 8 101 PA9 PC15 ☐ 9 100 PA8 PF0 ☐ 99 PC9 98 PC8 10 PF1 11 PF2 ☐ 12 97 🗅 PC7 PF3 ☐ 13 96 🗖 PC6 95 V_{DDUSB} PF4 ☐ 14 94 | V_{SS} 93 | PG8 92 | PG5 91 | PG4 PF5 ☐ 15 V_{SS} □ 16 V_{DD} □ 17 PF6 □ 18 PF7 | 19 PF8 | 20 LQFP144 90 Þ PG3 with HS PHY 89 | PG2 88 | PD15 87 | PD14 86 | V_{DD} PF9 ☐ 21 PH1 = 24 NRST = 25 85 \(\subseteq V_{SS} \) 84 PD13 PC0 ☐ 26 83 PD12 82 PD11 81 PD10 PC1☐ 27 PC2 ☐ 28 PC3□ 29 80 | PD9 V_{DD} 30 V_{SSA} 31 79 | PD8 78 PB15 V_{REF+} □ 32 V_{DDA} □ 33 PA0 □ 34 77 PB14 76 VDD12OTGHS 75 OTG_HS_REXT 74 PB13 73 PB12 PA1 35 PA2 MS41014V1

Figure 20. STM32F723xx LQFP144 pinout

5

DS11853 Rev 9 53/226

Figure 21. STM32F723xx UFBGA144 ballout (with OTG PHY HS)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	PC13	PE3	PE2	PE1	PE0	PB4	PB3	PD6	PD7	PA15	PA14	PA13
В	PC14- OSC32_IN	PE4	PE5	PE6	PB9	PB5	PG15	PG12	PD5	PC11	PC10	PA12
С	PC15- OSC32_OUT	VBAT	PF0	PF1	PB8	PB6	PG14	PG11	PD4	PC12	VDDUSB	PA11
D	PH0 - OSC_IN	vss	VDD	PF2	воото	PB7	PG13	PG10	PD3	PD1	PA10	PA9
E	PH1 - OSC_OUT	PF3	PF4	PF5	PDR_ON	vss	vss	PG9	PD2	PD0	PC9	PA8
F	NRST	PF7	PF6	VDD	VDD	VDD	VDD	VDD	VDD	VDD	PC8	PC7
G	PF10	PF9	PF8	vss	VDD	VDD	VDD	vss	VCAP_2	vss	PG8	PC6
н	PC0	PC1	PC2	PC3	BYPASS_ REG	vss	VCAP_1	PE11	PD11	VDD12OTG HS	OTG_HS _REXT	PG5
J	VSSA	PA0	PA4	PC4	PB2	PG1	PE10	PE12	PD10	PG4	PG3	PG2
κ	VREF-	PA1	PA5	PC5	PF13	PG0	PE9	PE13	PD9	PD13	PD14	PD15
L	VREF+	PA2	PA6	PB0	PF12	PF15	PE8	PE14	PD8	PD12	PB14	PB15
М	VDDA	PA3	PA7	PB1	PF11	PF14	PE7	PE15	PB10	PB11	PB12	PB13

4

□PI1 □PI0 □PH15 □PH14 PE2 🗆 132 PE3□ 2 3 4 5 6 7 PE4□ PE5□ 130 129 PE6□ □ PH13
□ V_{DD}
□ V_{SS}
□ V_{CAP_2}
□ PA13
□ PA12
□ PA11
□ PA10
□ PA9
□ PA8
□ PC7
□ PC6
□ V_{DDUSB}
□ V_{SS}
□ PG8
□ V_{SS}
□ PG6
□ PG5
□ PG6
□ PG5
□ PG4
□ PG3
□ PG2 VBAT □ PI8 □ 127 126 8 9 10 PC13 □ 125 PC14 □ PC15 □ PI9 □ 124 123 122 PI10 ☐ PI11 ☐ 12 13 121 120 119 VDD □ PF0 □ PF1 □ 15 16 118 117 116 PF2 □ PF3 □ PF4 □ 18 115 19 114 20 113 PF5□ 21 22 112 111 LQFP176 VSS 🗆 23 110 PF6 = 24 PF7 = 25 109 PF7 PF8 108 26 107 27 28 PF9□ PF10□ PH0□ 106 105 | PD15 | PD15 | PD16 | PD14 | PD14 | PD14 | PD14 | PD15 | PD1 105 29 104 PH1 □ 30 103 31 NRST □ PC0 □ 102 PC1 33 PC2 34 PC3 35 101 100 VDD 🗖 36 VSSA□ VREF+□ 37 38 VDDA 🗆 39 40 PA0 PA1 PA2 41 42 PH2 PH3 43 BYPASS MS41015V1

Figure 22. STM32F722xx LQFP176 pinout

577

DS11853 Rev 9 55/226

10 PP7
10 PE2 □ 132 □PI1 PE3 □ 2 3 4 5 6 7 ⊐PI0 PE4 🗆 130 129 □PH15 □PH14 PE5 □ PE6 □ 128 □PH13 □V_{DD}
□V_{SS}
□V_{CAP_2}
□PA13
□PA12 VBAT □ 127 126 8 9 10 PC13 □ 125 PC14 ☐ PC15 ☐ PI9 ☐ 124 123 122 PA11 12 13 121 120 □PA10 □PA9 PI10 □ PI11 □ 119 PA8 VDD □ PF0 □ PF1 □ 15 16 118 117 □PC9 □PC8 □PC7 116 PF2 C PF3 C PF4 C PC6 VDDUSB VSS 18 115 19 114 20 21 22 23 24 25 113 PF5 □ 112 ⊐PĞ8 LQFP176 VSS = 111 □PG5 □PG4 □PG3 with HS PHY 110 PF6 ⊏ 109 PF7 = □ PG2 □ PD15 108 26 27 28 107 PD14 PF9 C PF10 C 106 V_{DD} 105 29 30 104 PH1 □ 103 □PD13 NRST C 31 102 □PD12 □PD11 32 33 101 PC1 □ PC2 □ PC3 □ □PD10 □PD9 □PD8 100 34 99 35 36 98 VDD □ 97 □PB15 VSSA□ VREF+□ 37 □PB14 □VDD12OTGHS 96 38 95 VDDA 🗖 39 40 □OTG_HS_REXT PA0□ PA1□ PA2□ □PB13 □PB12 □V_{DD} 93 41 92 42 □V_{SS} □PH12 PH2 43 90 PH3 □ 89 BYPASS MS41082V1

Figure 23. STM32F723xx LQFP176 pinout

47/




Figure 24. STM32F723xx UFBGA176 ballout

47/

DS11853 Rev 9 57/226

7 8 9 10 3 5 11 12 13 14 15 PE3 PE2 PE1 PE0 PB8 PB5 (PG14) (PG13) PB4) PB3 PD7 PC12 (PA15 (PA14 (PA13) РВ9 РВ7 PB6 PE4 PE5 PE6 (PG15) (PG12) PG11) PG10) PD6 PD0 (PC11) PC10 PA12 В VDD SDMMC PI7 PI6 PI5 VDD PDR_ON (VBAT) (VDD VDD) PG9 PD5 PD1 PI3 PI2 (PA11) С PC13 PI8 vss vss vss vss PD4 PD3 PD2 PH15 PI1 PA10 PI9 PI4 (воот) D PF0 PI10 PI11 (PC14) PH13 (PH14 PI0 PA9 Ε vss PH2 vss vss (VCAP2) PC9 VDD vss vss vss` PA8 PC15 vss vss PH0 (vss VDD PH3 vss vss vss vss vss VDD PC8 PC7 G PF2 PF1 PH4 vss Н vss vss VSS VSS (vss (DDUS) PG8 PC6 PH1 VDD12 OTGHS OTG_HS REXT NRST PF3 PF4 PH5 VSS vss vss vss vss (VDD) (VDD PF5 K PF7 PF6 VDD VSS vss VSS vss) vss (PH12) PG5 PG4 PG3 BYPASS REG PF9 PF8 PH11 PH10 PD15 PG2 PF10) PB2 PG1 vss vss (VCAP_)1 PH6 PH8 РН9 PD14 PD13 (VSSA) PC0 PC1 PC2 PC3 PD12 PD10 (VREF PA4 PC4 PF13 PG0 VDD VDD VDD` PE13 PH7 PD11 Ν PA1 PA0 PA2 PA6 PA5 PC5 PF12 PF15 PE8 PE9 PE11 PE14 PB12 PB13 PD9 PD8 (VREF+) Р PF14 PE7 PE10 PE12 PE15 PB10 PB11 PB14 PB15 (VDDA PA3 PA7 PB1 PB0 PF11

Figure 25. STM32F723xx UFBGA176 ballout (with OTG PHY HS)

47/

MS42001V1

Table 9. Legend/abbreviations used in the pinout table

Name	Abbreviation	Definition			
Pin name		specified in brackets below the pin name, the pin function during and after as the actual pin name			
	S	Supply pin			
Pin type	I	Input only pin			
	I/O	Input / output pin			
	FT	5 V tolerant I/O			
	FTf	5V tolerant I/O, I2C Fm+ option.			
I/O structure	TTa 3.3 V tolerant I/O directly connected to ADC				
	В	Dedicated BOOT pin			
	RST Bidirectional reset pin with weak pull-up resistor				
Notes	Unless otherwise	specified by a note, all I/Os are set as floating inputs during and after reset			
Alternate functions	Functions selected	d through GPIOx_AFR registers			
Additional functions	Functions directly	selected/enabled through peripheral registers			



Table 10. STM32F722xx and STM32F723xx pin and ball definition

			Additional functions		1		,	1	1	RTC_TAMP2/ RTC_TS, WKUP5
all definition			Alternate functions	TRACECLK, SP14_SCK, SA11_MCLK_A, QUADSPI_BK1_IO2, FMC_A23, EVENTOUT	TRACED0, SAI1_SD_B, FMC_A19, EVENTOUT	TRACED1, SP14_NSS, SA11_FS_A, FMC_A20, EVENTOUT	TRACED2, TIM9_CH1, SPI4_MISO, SAI1_SCK_A, FMC_A21, EVENTOUT	TRACED3, TIM1_BKIN2, TIM9_CH2, SP14_MOSI, SA11_SD_A, SA12_MCK_B, FMC_A22, EVENTOUT	-	EVENTOUT
nd bi		•	Notes	1	-	1	1	1	-	(2)
oin a		ţnre	I/O struc	FT	FT	FT	FT	FT	1	FT
3xx		ә	Pin typ	0/1	0/1	0/1	0/1	0/I	S	0/1
10. STM32F722xx and STM32F723xx pin and ball definition		Din name	(function after reset) ⁽¹⁾	PE2	PE3	PE4	PE5	PE6	VBAT	P18
22xx			1 СД ЕР 176	_	2	3	4	5	9	7
132F7			ГОЕР144	_	2	3	4	5	9	1
STN		STM32F723xx	UFBGA144	A3	A2	B2	B3	B4	C2	1
le 10		'M32F	971AĐBHU	A2	A1	B1	B2	B3	CJ	D2
Table	per	S	WLCSP100	60	A10	D9	E8	B10	C10	1
	Pin number		ГОЕР100	~	2	3	4	2	9	1
	盃		1ДЕР176	_	2	3	4	5	9	7
		22xx	971AÐB3U	A2	A1	B1	B2	B3	C1	D2
		STM32F722xx	LQFP144	-	2	3	4	2	9	1
		STM	ГОЕЬ100	-	2	3	4	5	9	1
			LQFP64	1	ı	1	1	ı	1	1



_
ed
n L
'n
3
no
Ħ
efir
ŏ
bal
٦
ā
Ē
×
132F723
M32
STM3
k and
22
32F722xx
32F
Ĭ
. STM32
Table 10.
ble
<u>a</u>

| | | Additional
functions | RTC_TAMP1/
RTC_TS/
RTC_OUT,
WKUP4

 | OSC32_IN

 | OSC32_OUT | | | WKUP6 | 1 | 1
 | 1 | 1 | 1 | ADC3_IN9 | ADC3_IN14
 | |
|--------|------------|---------------------------------------
--
--

--
--
--|--|---|---|---|--|--
--|---|--|---
--|--|
| | | Alternate functions | EVENTOUT

 | EVENTOUT

 | EVENTOUT | UART4_RX, CAN1_RX, FMC_D30,
EVENTOUT | FMC_D31, EVENTOUT | OTG_HS_ULPI_DIR, EVENTOUT | - | -
 | I2C2_SDA, FMC_A0, EVENTOUT | I2C2_SCL, FMC_A1, EVENTOUT | I2C2_SMBA, FMC_A2,
EVENTOUT | FMC_A3, EVENTOUT | FMC_A4, EVENTOUT
 | |
| | • | Notes | (2)

 | (2)

 | (2) | - | 1 | (4) | - | -
 | - | - | 1 | ı | 1
 | |
| | ţnre | I/O struc | Ħ

 | Ħ

 | ㅂ | FT | FI | Ħ | 1 | 1
 | FTf | FTf | ㅂ | ㅂ | F
 | |
| | ə | qvt ni q | <u>Q</u>

 | <u>Q</u>

 | 2 | 0/1 | 0/1 | 9 | S | S
 | 0/1 | 0/ | <u>Q</u> | 9 | 0/1
 | |
| | Pin | (function after reset) ⁽¹⁾ | PC13

 | PC14-
OSC32_IN
(PC14)

 | PC15-
OSC32_OUT(P
C15) | PI9 | P110 | P111 | NSS | ADV
 | PF0 | PF1 | PF2 | PF3 | PF4
 | |
| | | 1 СДЕР176 | 8

 | 6

 | 10 | 11 | 12 | 13 | 14 | 15
 | 16 | 17 | 18 | 19 | 20
 | |
| | | LQFP144 | 7

 | ∞

 | o | 1 | 1 | 1 | ı | -
 | 10 | 1 | 12 | 13 | 14
 | |
| | 723xx | UFBGA144 | A1

 | B1

 | 2 | - | - | 1 | - | -
 | ည | C4 | D4 | E2 | E3
 | |
| | 'M32F | 971A987U | D1

 | E1

 | F1 | D3 | E3 | E4 | F2 | F3
 | E2 | Н3 | H2 | J2 | J3
 | |
| per | STI | MLCSP100 | D10

 | E3

 | E10 | 1 | 1 | 1 | - | -
 | - | - | 1 | ı | 1
 | |
| in num | | ГОЕР100 | 2

 | æ

 | 0 | 1 | ı | ı | ı | -
 | ı | ı | ı | ı | 1
 | |
| ₫. | _ | 92144р1 | 8

 | 6

 | 10 | 11 | 12 | 13 | 14 | 15
 | 16 | 11 | 18 | 19 | 20
 | |
| | 22xx | 971AĐB∃U | D1

 | <u> </u>

 | F- | D3 | E3 | E4 | F2 | F3
 | E2 | Н3 | H2 | J2 | J3
 | |
| | 32F7 | LQFP144 | 7

 | 80

 | 0 | - | 1 | | ı | ı
 | 10 | 7 | 12 | 13 | 14
 | |
| | STM | ГОЕЬ100 | 7

 | ω

 | 0 | - | 1 | | ı | ı
 | ı | ı | ı | ı | 1
 | |
| | | LQFP64 | 2

 | က

 | 4 | 1 | 1 | | ı | ı
 | ı | ı | 1 | ı | 1
 | |
| | Pin number | STM32F723xx Din name | STM32F722xx Pin name Pin name <th colspa<="" th=""><th>STM32F723xx Pin name STM32F723xx Pin name Alternate functions STM32F723xx Pin name Pin name Pin name Pin name Alternate functions 7 UPFBGA176 Pin name Pin name Pin name Alternate functions 7 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Pin name 2 UPFBGA176 Pin name Pin name Pin name Pin name 3 Pin name Pin name Pin name Pin name Pin name 4 Pin</th><th>STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Alternate functions CQ FP144 CQ FP144 Cfunction after reset)(1) Pin name Pin name Alternate functions 7 7 D1 D1 A1 7 8 PC13 I/O FT (3) EVENTOUT 8 8 E1 9 8 E9 E1 8 9 OSC32_IN I/O FT (3) EVENTOUT</th><th>STM32F722xx Pin number Pin name Pin name Pin name Pin name Pin name Pin name Alternate functions 7 7 7 7 D1 8 7 D10 D1 A1 7 8 PC14-1 I/O FT (3) EVENTOUT 8 8 8 8 8 8 8 8 F1 10 9 F1 C1 9 10 DC15-1 I/O FT (3) EVENTOUT 9 9 8 10 10 C15-1 10 0 C15-1 10 0 EVENTOUT</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722XX STM32F723XX STM32F72XX STM32F7</th><th> STM32F722xx STM32F72xx STM32F722xx STM32F722xx STM32F72xx STM32F72xx </th><th> STM32F722XX STM32F723XX Pin name Fig. Pin name Pi</th><th> STM32F722XX STM32F723XX STM32F723XX STM32F723XX STM32F722XX STM32F723XX STM32F723XX </th><th> STM32F722XX STM32F723XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F7XX STM32F72XX STM32F7XX STM32F7</th><th> STM32F722xx Plin number STM32F723xx Plin number STM32F723xx Plin number STM32F723xx Plin number STM32F723xx STM32F723xx Plin number Plin number </th><th> STANSATZZAXA Pin number Fig. 2 Pin name Pin number Fig. 3 Pin name Pin n</th><th> STM32F722xx STM32F723xx STM32F72xx STM3</th></th> | <th>STM32F723xx Pin name STM32F723xx Pin name Alternate functions STM32F723xx Pin name Pin name Pin name Pin name Alternate functions 7 UPFBGA176 Pin name Pin name Pin name Alternate functions 7 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Pin name 2 UPFBGA176 Pin name Pin name Pin name Pin name 3 Pin name Pin name Pin name Pin name Pin name 4 Pin</th> <th>STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Alternate functions CQ FP144 CQ FP144 Cfunction after reset)(1) Pin name Pin name Alternate functions 7 7 D1 D1 A1 7 8 PC13 I/O FT (3) EVENTOUT 8 8 E1 9 8 E9 E1 8 9 OSC32_IN I/O FT (3) EVENTOUT</th> <th>STM32F722xx Pin number Pin name Pin name Pin name Pin name Pin name Pin name Alternate functions 7 7 7 7 D1 8 7 D10 D1 A1 7 8 PC14-1 I/O FT (3) EVENTOUT 8 8 8 8 8 8 8 8 F1 10 9 F1 C1 9 10 DC15-1 I/O FT (3) EVENTOUT 9 9 8 10 10 C15-1 10 0 C15-1 10 0 EVENTOUT</th> <th> STM32F722xx STM32F723xx STM32F723xx </th> <th> STM32F722XX STM32F723XX STM32F72XX STM32F7</th> <th> STM32F722xx STM32F72xx STM32F722xx STM32F722xx STM32F72xx STM32F72xx </th> <th> STM32F722XX STM32F723XX Pin name Fig. Pin name Pi</th> <th> STM32F722XX STM32F723XX STM32F723XX STM32F723XX STM32F722XX STM32F723XX STM32F723XX </th> <th> STM32F722XX STM32F723XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F7XX STM32F72XX STM32F7XX STM32F7</th> <th> STM32F722xx Plin number STM32F723xx Plin number STM32F723xx Plin number STM32F723xx Plin number STM32F723xx STM32F723xx Plin number Plin number </th> <th> STANSATZZAXA Pin number Fig. 2 Pin name Pin number Fig. 3 Pin name Pin n</th> <th> STM32F722xx STM32F723xx STM32F72xx STM3</th> | STM32F723xx Pin name STM32F723xx Pin name Alternate functions STM32F723xx Pin name Pin name Pin name Pin name Alternate functions 7 UPFBGA176 Pin name Pin name Pin name Alternate functions 7 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Alternate functions 1 UPFBGA176 Pin name Pin name Pin name Pin name 2 UPFBGA176 Pin name Pin name Pin name Pin name 3 Pin name Pin name Pin name Pin name Pin name 4 Pin | STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Alternate functions CQ FP144 CQ FP144 Cfunction after reset)(1) Pin name Pin name Alternate functions 7 7 D1 D1 A1 7 8 PC13 I/O FT (3) EVENTOUT 8 8 E1 9 8 E9 E1 8 9 OSC32_IN I/O FT (3) EVENTOUT | STM32F722xx Pin number Pin name Pin name Pin name Pin name Pin name Pin name Alternate functions 7 7 7 7 D1 8 7 D10 D1 A1 7 8 PC14-1 I/O FT (3) EVENTOUT 8 8 8 8 8 8 8 8 F1 10 9 F1 C1 9 10 DC15-1 I/O FT (3) EVENTOUT 9 9 8 10 10 C15-1 10 0 C15-1 10 0 EVENTOUT | STM32F722xx STM32F723xx STM32F723xx | STM32F722XX STM32F723XX STM32F72XX STM32F7 | STM32F722xx STM32F72xx STM32F722xx STM32F722xx STM32F72xx STM32F72xx | STM32F722XX STM32F723XX Pin name Fig. Pin name Pi | STM32F722XX STM32F723XX STM32F723XX STM32F723XX STM32F722XX STM32F723XX STM32F723XX | STM32F722XX STM32F723XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F72XX STM32F7XX STM32F72XX STM32F7XX STM32F7 | STM32F722xx Plin number STM32F723xx Plin number STM32F723xx Plin number STM32F723xx Plin number STM32F723xx STM32F723xx Plin number Plin number | STANSATZZAXA Pin number Fig. 2 Pin name Pin number Fig. 3 Pin name Pin n | STM32F722xx STM32F723xx STM32F72xx STM3 |

\7/

DS11853 Rev 9

61/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

		Additional functions	ADC3_IN15	1	1	ADC3_IN4	ADC3_IN5	ADC3_IN6	ADC3_IN7	ADC3_IN8	OSC_IN
M32F722xx and STM32F723xx pin and ball definition (continued)		Alternate functions	FMC_A5, EVENTOUT	•	•	TIM10_CH1, SPI5_NSS, SAI1_SD_B, UART7_RX, QUADSPI_BK1_IO3, EVENTOUT	TIM11_CH1, SPI5_SCK, SA11_MCLK_B, UART7_TX, QUADSPI_BK1_IO2, EVENTOUT	SPI5_MISO, SAI1_SCK_B, UART7_RTS, TIM13_CH1, QUADSPI_BK1_IO0, EVENTOUT	SPI5_MOSI, SAI1_FS_B, UART7_CTS, TIM14_CH1, QUADSPI_BK1_IO1, EVENTOUT	EVENTOUT	EVENTOUT
det		SetoN	'	'		1	1	ı	1	1	(2)
d ba	nre	I/O struct	ᇤ	'	1	FT	FT	FT	FT	ᇤ	ㅂ
in an	Ð	qɣŧ ni¶	9	တ	S	0/1	0/1	0/1	0/1	0	9
TM32F723xx p		(function after reset) ⁽¹⁾	PF5	NSS	VDD	PF6	PF7	PF8	PF9	PF10	PH0-OSC_IN
nd S		ГОЕР176	21	22	23	24	25	26	27	28	29
2XX 8		ГОЕБІФФ	15	16	17	18	19	20	21	22	23
32F72	2F723xx	141ASB31	E4	D2	D3	F3	F2	63	G2	G1	10
S	STM32F	971AĐB∃U	5	G2	G3	K2	至	EJ	7	7	G1
Table 10.		WLCSP100	,	F9	F10	1	1	1	1	ı	G10
Table Pin number		ГОЕР100		10	11	1	1	1	1	ı	12
ق		ГОЕР176	21	22	23	24	25	26	27	28	29
	22xx	9T1AƏ87U	Х 3	G2	G3	22	7	L3	7	7	G1
	STM32F722xx	ГОЕЬІФФ	15	16	17	18	19	20	21	22	23
	STM	ГОЕЬ100		10	11	1	1	1	1	ı	12
		LQFP64	-	ı	1	1	1	1	1	1	2



_
ğ
inue
₽
5
ပ
n
≝
ij
g
and ball defir
ğ
oin and bal
ā
Ë
_
æ
F72
33
TM32
S
ĭ
×
22x
72
2 F
33
10. STM
0)
Table 10
<u>e</u>
ab.
\vdash

		Additional functions	OSC_OUT	ı	ADC1_IN10, ADC2_IN10, ADC3_IN10	ADC1_IN11, ADC2_IN11, ADC3_IN11, RTC_TAMP3, WKUP3	ADC1_IN12, ADC2_IN12, ADC3_IN12	ADC1_IN13, ADC2_IN13, ADC3_IN13	ı	1	ı	ı	-	
		Alternate functions	EVENTOUT	-	SAI2_FS_B, OTG_HS_ULPI_STP, FMC_SDNWE, EVENTOUT	TRACED0, SPI2_MOSI/I2S2_SD, SAI1_SD_A, EVENTOUT	SPIZ_MISO, OTG_HS_ULPI_DIR, FMC_SDNE0, EVENTOUT	SPI2_MOSI/I2S2_SD, OTG_HS_ULPI_NXT, FMC_SDCKE0, EVENTOUT	-	-		•	-	
	5	estoN	(2)	ı	4)	ı	(4)	(4)	1	1	,	ı	1	
	ture	I/O struc	FT	RS T	ㅂ	FI	FT	FT	1	1	1	ı	1	
	əc	qvt ni q	0/I	0/1	0/1	0/1	0/1	0/I	S	S	S	S	S	
	Pin name	(function after reset) ⁽¹⁾	PH1-OSC_OUT	NRST	PC0	PC1	PC2	PC3	ADD	VSSA	VREF-	VREF+	VDDA	
		1QFР176	30	31	32	33	34	35	36	37	-	38	39	
		LQFP144	24	25	26	27	28	29	30	31	ı	32	33	
	723xx	UFBGA144	E1	F	Ξ	H2	Н3	4H	F10	JJ	조	1	M1	
	'M32F	971AÐ8∃U	H1	7	M2	M3	M4	M5	-	M1	ž	Ъ1	쥰	
ber	S	WLCSP100	H10	69	F8	Н9	J10	F7	J7	K10	ı	60	K9	
n num		ГОЕР100	13	4	15	16	17	18	1	19	1	20	21	
Ē		ГОЕР176	30	31	32	33	34	35	36	37	1	38	39	
	22xx	0FBGA176	H1	٦	M2	M3	M4	M5	-	M1	Z	Ь1	R	
	132F7	ГОЕР144	24	25	26	27	28	59	90	31		32	33	
	STIV	ГОЕР100	13	4	15	16	17	18	1	19		20	21	
		ГОЕР64	9	7	ω	6	10	11	-	12		13	1	
	Pin number	STM32F723xx Pin name 00 tu	STM32F722xx STM32F723xx Pin name Pin name <th col<="" th=""><th>STM32F722xx STM32F723xx Pin name Pin name Alternate functions STM32F722xx STM32F723xx Pin name Pin name Alternate functions CQ CP P100 PN CS CA N44 PN CS CA N44</th><th>STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Pin name Pin name Alternate functions Q CH PP 17 SC CH PP 17 CH PP 18 CH PP 19 CH PP 18 CH PP 19 CH PP 19</th><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722XX STM32F723XX Pin name Pin</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> 13 24 H1 30 H2 25 31 H2 H3 H3 H3 H3 H3 H3 H4 H3 H4 H3 H4 H4</th><th> STM32F723xx STM32F723x STM32F7</th><th> 13 24 14 25 14 17 28 M4 34 17 18 29 35 18 24 37 37 37 37 37 37 37 3</th><th> STM32F722xx STM32F723xx Pin number P</th><th> 14 25 14 17 16 17 18 18 17 19 19 19 19 19 19 19</th></th>	<th>STM32F722xx STM32F723xx Pin name Pin name Alternate functions STM32F722xx STM32F723xx Pin name Pin name Alternate functions CQ CP P100 PN CS CA N44 PN CS CA N44</th> <th>STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Pin name Pin name Alternate functions Q CH PP 17 SC CH PP 17 CH PP 18 CH PP 19 CH PP 18 CH PP 19 CH PP 19</th> <th> STM32F722xx STM32F723xx Pin name Pin</th> <th> STM32F722XX STM32F723XX Pin name Pin</th> <th> STM32F722xx STM32F723xx STM32F723xx </th> <th> 13 24 H1 30 H2 25 31 H2 H3 H3 H3 H3 H3 H3 H4 H3 H4 H3 H4 H4</th> <th> STM32F723xx STM32F723x STM32F7</th> <th> 13 24 14 25 14 17 28 M4 34 17 18 29 35 18 24 37 37 37 37 37 37 37 3</th> <th> STM32F722xx STM32F723xx Pin number P</th> <th> 14 25 14 17 16 17 18 18 17 19 19 19 19 19 19 19</th>	STM32F722xx STM32F723xx Pin name Pin name Alternate functions STM32F722xx STM32F723xx Pin name Pin name Alternate functions CQ CP P100 PN CS CA N44 PN CS CA N44	STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Pin name Pin name Alternate functions Q CH PP 17 SC CH PP 17 CH PP 18 CH PP 19 CH PP 18 CH PP 19	STM32F722xx STM32F723xx Pin name Pin	STM32F722XX STM32F723XX Pin name Pin	STM32F722xx STM32F723xx STM32F723xx	13 24 H1 30 H2 25 31 H2 H3 H3 H3 H3 H3 H3 H4 H3 H4 H3 H4 H4	STM32F723xx STM32F723x STM32F7	13 24 14 25 14 17 28 M4 34 17 18 29 35 18 24 37 37 37 37 37 37 37 3	STM32F722xx STM32F723xx Pin number P	14 25 14 17 16 17 18 18 17 19 19 19 19 19 19 19

DS11853 Rev 9 63/226

			Additional functions	ADC1_IN0, ADC2_IN0, ADC3_IN0, WKUP1	ADC1_IN1, ADC2_IN1, ADC3_IN1	ADC1_IN2, ADC2_IN2, ADC3_IN2, WKUP2	1	ı	1	
STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM2_CH1/TIM2_ETR, TIM5_CH1, TIM8_ETR, USART2_CTS, UART4_TX, SAI2_SD_B, EVENTOUT	TIM2_CH2, TIM5_CH2, USART2_RTS, UART4_RX, QUADSPI_BK1_IO3, SAI2_MCK_B, EVENTOUT	TIM2_CH3, TIM5_CH3, TIM9_CH1, USART2_TX, SAI2_SCK_B, EVENTOUT	LPTIM1_IN2, QUADSPI_BK2_IO0, SAI2_SCK_B, FMC_SDCKE0, EVENTOUT	QUADSPI_BK2_IO1, SAI2_MCK_B, FMC_SDNE0, EVENTOUT	I2C2_SCL, OTG_HS_ULPI_NXT, EVENTOUT	I2C2_SDA, SPI5_NSS, FMC_SDNWE, EVENTOUT
II de		•	Notes	(5)	I	ı	1	ı	(4)	1
d ba		ţnre	I/O struc	FI	Ħ	ㅂ	F	FT	FTf	FTf
n an		əc	qyt ni q	0/1	0/1	<u>Q</u>	9	0/	0/1	0/1
TM32F723xx pi	Pin name (function after reset) ⁽¹⁾			PA0-WKUP	PA1	PA2	PH2	PH3	PH4	PH5
and S			ГОЕР176	40	14	42	43	44	45	46
22xx a			Γ Ø E b l⊄¢	34	35	36	ı	ı	1	-
32F7		723xx	UFBGA144	72	22	7	1	1	1	1
. STM		STM32F723xx	971AÐ8HU	N3	N2	P2	F4	G4	H4	J4
Table 10.	ber	S	WLCSP100	G8	98	왕		1		
Та	Pin number		ГОЕР100	22	23	24	ı	1	1	1
	Ā		1 СО ЕР 176	40	14	42	43	44	45	46
		22xx	0FBGA176	N3	N2	P2	F4	G4	H4	J4
		STM32F722xx	LQFP144	34	35	36	ı	ı	1	1
		STI	ГОЕР100	22	23	24	1	ı	-	-
			LQFP64	14	15	16	ı	ı	ı	ı



_
ğ
inue
₽
5
ပ
n
≝
ij
g
and ball defir
ğ
oin and bal
ā
Ë
_
æ
F72
33
TM32
S
ĭ
×
22x
72
2 F
33
10. STM
0)
Table 10
<u>e</u>
ab.
\vdash

| | | Additional
functions | ADC1_IN3,
ADC2_IN3,
ADC3_IN3 | 1 | 1
 | 1

 | ADC1_IN4,
ADC2_IN4,
DAC_OUT1
 | ADC1_IN5,
ADC2_IN5,
DAC_OUT2
 | ADC1_IN6,
ADC2_IN6 | ADC1_IN7,
ADC2_IN7
 | ADC1_IN14,
ADC2_IN14 | ADC1_IN15,
ADC2_IN15 | | |
|----------|------------|---------------------------------------|---|--
--
--
--
--
--

--
--|--|---|--
--|--|--|
| | | Alternate functions | TIM2_CH4,TIM5_CH4,TIM9_CH2,
USART2_RX,OTG_HS_ULPI_D0,
EVENTOUT | |
 | 1

 | SPI1_NSS/I2S1_WS,
SPI3_NSS/I2S3_WS,
USART2_CK, OTG_HS_SOF,
EVENTOUT
 | TIM2_CH1/TIM2_ETR,
TIM8_CH1N, SPI1_SCK/I2S1_CK,
OTG_HS_ULPI_CK, EVENTOUT
 | TIM1_BKIN, TIM3_CH1,
TIM8_BKIN, SPI1_MISO,
TIM13_CH1, EVENTOUT | TIM1_CH1N, TIM3_CH2, TIM8_CH1N, SPI1_MOSI/I2S1_SD, TIM14_CH1, FMC_SDNWE, EVENTOUT
 | I2S1_MCK, FMC_SDNE0,
EVENTOUT | FMC_SDCKE0, EVENTOUT | | |
| | • | estoN | (4) | ı | 1
 | 1

 | 1
 | 4)
 | ı | 1
 | 1 | 1 | | |
| | ţnı | I/O struc | FT | ı | Ħ
 |

 | TTa
 | ТТа
 | Ħ | FT
 | FT | FT | | |
| | ә | qyt ni q | 0/1 | S | _
 | S

 | 0/1
 | 9
 | 0/1 | 0/1
 | 0/I | 9 | | |
| | Din name | (function after reset) ⁽¹⁾ | PA3 | NSS | BYPASS_REG
 | VDD

 | PA4
 | PA5
 | PA6 | PA7
 | PC4 | PC5 | | |
| | | | 47 | ı | 48
 | 49

 | 50
 | 51
 | 52 | 53
 | 54 | 55 | | |
| | | LQFP144 | 37 | 38 |
 | 39

 | 40
 | 4
 | 42 | 43
 | 44 | 45 | | |
| | 723xx | UFBGA144 | M2 | G4 | H5
 | F4

 | 13
 | 25
 | L3 | M3
 | 4f | A | | |
| | 'M32F' | 971AĐB3U | R2 | ı | 4
 | <u>추</u>

 | A
 | P4
 | P3 | R3
 | N5 | P5 | | |
| per | S | WLCSP100 | H7 | 8X | 1
 |

 | G7
 | F6
 | 99 | K7
 | Н6 | 96 | | |
| u num | | ГОЕР100 | 25 | 26 | 1
 | 27

 | 28
 | 59
 | 30 | 31
 | 32 | 33 | | |
| <u>a</u> | | 1ДFР176 | 47 | ı | 48
 | 49

 | 50
 | 51
 | 52 | 53
 | 54 | 55 | | |
| | 22xx | 971AÐ8∃U | R2 | ı | L4
 | 주
4

 | X
4
 | P4
 | P3 | R3
 | N5 | P5 | | |
| | 132F7; | LQFP144 | 37 | 38 | ı
 | 39

 | 40
 | 4
 | 42 | 43
 | 44 | 45 | | |
| | STM32 | ГДFР100 | 25 | 26 | ,
 | 27

 | 28
 | 29
 | 30 | 31
 | 32 | 33 | | |
| | | LQFP64 | 17 | 18 | ı
 | 19

 | 20
 | 21
 | 22 | 23
 | 24 | 1 | | |
| | Pin number | STM32F723xx Pin name 6 tu 6 | STM32F722xx STM32F723xx Pin name Pin name Pin name Alternate functions LQFP176 (function after type LQFP176 Pin name Pin nam | STM32F722xx Pin name (function after by per labeled by | STM32F723xx Pin number Pin name Pin name <th cols<="" th=""><th>STM32F723xx Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722xx STM32F723xx STM32xx STM32xx </th><th> STM32F722XX STM32F723XX STM32F72XX STM</th><th> STM32F722xx STM32F723xx STM32F723x STM32F7</th><th> STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Library Pin name Pin n</th><th> STM32F722xx STM32F723xx Pin number P</th></th></th></th> | <th>STM32F723xx Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722xx STM32F723xx STM32xx STM32xx </th><th> STM32F722XX STM32F723XX STM32F72XX STM</th><th> STM32F722xx STM32F723xx STM32F723x STM32F7</th><th> STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Library Pin name Pin n</th><th> STM32F722xx STM32F723xx Pin number P</th></th></th> | STM32F723xx Pin name Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722xx STM32F723xx STM32xx STM32xx </th><th> STM32F722XX STM32F723XX STM32F72XX STM</th><th> STM32F722xx STM32F723xx STM32F723x STM32F7</th><th> STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Library Pin name Pin n</th><th> STM32F722xx STM32F723xx Pin number P</th></th> | <th> STM32F722xx STM32F723xx Pin name Pin</th> <th> STM32F722xx STM32F723xx STM32xx STM32xx </th> <th> STM32F722XX STM32F723XX STM32F72XX STM</th> <th> STM32F722xx STM32F723xx STM32F723x STM32F7</th> <th> STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Library Pin name Pin n</th> <th> STM32F722xx STM32F723xx Pin number P</th> | STM32F722xx STM32F723xx Pin name Pin | STM32F722xx STM32F723xx STM32xx STM32xx | STM32F722XX STM32F723XX STM32F72XX STM | STM32F722xx STM32F723xx STM32F723x STM32F7 | STM32F722xx Pin number STM32F723xx Pin name Pin name Pin name Library Pin name Pin n | STM32F722xx STM32F723xx Pin number P |



DS11853 Rev 9 65/226

			Additional functions	ADC1_IN8, ADC2_IN8	ADC1_IN9, ADC2_IN9	1		1	1	1	1	ı	1	1	-	
TM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM1_CH2N, TIM3_CH3, TIM8_CH2N, UART4_CTS, OTG_HS_ULPI_D1, EVENTOUT	TIM1_CH3N, TIM3_CH4, TIM8_CH3N, OTG_HS_ULP1_D2, EVENTOUT	SAI1_SD_A, SPI3_MOSI/I2S3_SD, QUADSPI_CLK, EVENTOUT	SPI5_MOSI, SAI2_SD_B, FMC_SDNRAS, EVENTOUT	FMC_A6, EVENTOUT	1	•	FMC_A7, EVENTOUT	FMC_A8, EVENTOUT	FMC_A9, EVENTOUT	FMC_A10, EVENTOUT	FMC_A11, EVENTOUT	TIM1_ETR, UART7_Rx, QUADSPI_BK2_IO0, FMC_D4, EVENTOUT
II de		•	sətoM	(4)	(4)	1	1	1	ı	1	1	ı	1	1	1	ı
d ba		ţnre	I/O struc	F	F	FI	FT	ㅂ	ı	1	FT	Ħ	FT	FT	FT	F
n an		əc	qyt ni q	O/I	0/1	0/1	0/1	9	S	S	O/I	0/1	O/I	O/I	O/I	0/1
TM32F723xx pi		Pin name	(function after reset) ⁽¹⁾	PB0	PB1	PB2	PF11	PF12	NSS	ADD	PF13	PF14	PF15	PG0	PG1	PE7
and S			ГДЕР176	56	22	58	59	09	61	62	63	64	65	99	67	68
22xx e		•	ГОЕР144	46	47	48	49	20	51	52	53	54	22	99	22	58
32F72		2F723xx	UFBGA144	L4	4 4	J5	M5	L5	ı	G5	K5	M6	97	K6	J6	M7
S		STM32F	971AÐ8∃U	R5	R4	M6	R6	P6	M8	N8	9N	R7	Ь7	N7	M7	R8
Table 10.	ber	S	WLCSP100	F5	G5	K6	ı		ı	ı	ı	ı	ı	ı	-	J5
Та	Pin number		ГОЕЬ100	א רסדף		36	1		ı	1	1	ı	-	1	-	37
	Pi		ГОЕР176	26	25	58	69	09	61	62	63	64	9	99	29	89
		22xx	9TIA987U	R5	R4	M6	R6	P6	M8	8N	9N	R7	L/d	/N	M7	R8
		STM32F722xx	LQFP144	46	47	48	49	90	51	52	53	54	22	99	22	58
		STI	ГОЕР100	34	35	36	ı	-	-		ı	-	1	ı	-	37
			LQFP64	25	26	27	ı			-	1		-	-	-	1



$\overline{}$	
~	
\sim	
o	
3	
=	
_=	
≔	
=	
Ξ.	
0	
Ö	
=	
_	
$\overline{}$	
_	
O	
=	
≔	
nit	
.=	
╤	
a	
×	
₩ =	
_	
=	
æ	
Ä	
~	
~	
ပ	
₹	
in and bal	
_	
-=	
0	
23xx pin and	
×	
~	
-2	
G.S	
N	
ĸ	
Ë	
F7.	
2F72	
32F7	
132F7;	
M32F7;	
M32F7	
TM32F7;	
TM32F7	
TM32F7	
STM32F7	
TM32F7	
STM32F7	
STM32F7	
STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
22xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	
22xx and STM32F7	
). STM32F722xx and STM32F7	
). STM32F722xx and STM32F7	

_								•					
			Additional functions		1	-	1	-	,	1	1	1	1
M3ZF/ZZXX and STM3ZF/Z3XX pin and ball definition (continued)			Alternate functions	TIM1_CH1N, UART7_Tx, QUADSPI_BK2_IO1, FMC_D5, EVENTOUT	TIM1_CH1, UART7_RTS, QUADSPI_BK2_IO2, FMC_D6, EVENTOUT			TIM1_CH2N, UART7_CTS, QUADSPI_BK2_IO3, FMC_D7, EVENTOUT	TIM1_CH2, SPI4_NSS, SAI2_SD_B, FMC_D8, EVENTOUT	TIM1_CH3N, SP14_SCK, SA12_SCK_B, FMC_D9, EVENTOUT	TIM1_CH3, SPI4_MISO, SAI2_FS_B, FMC_D10, EVENTOUT	TIM1_CH4, SPI4_MOSI, SAI2_MCK_B, FMC_D11,, EVENTOUT	TIM1_BKIN, FMC_D12, EVENTOUT
l ae		,	Notes	ı	ı	ı	ı	1	ı	ı	ı	ı	ı
d bal		ţnıe	I/O struc	FT	ᇤ	1	1	F	ㅂ	ᇤ	ᇤ	ᇤ	ㅂ
n an		ə	qvt ni9	<u>Q</u>	2	S	S	01	2	2	2	2	9
I M32F 723xx pi		Din name	(function after reset) ⁽¹⁾	PE8	PE9	NSS	VDD	PE10	PE11	PE12	PE13	PE14	PE15
and S			1ДЕР176	69	70	71	72	73	74	75	92	77	78
72XX			ГОЕР144	59	09	61	62	63	64	65	99	29	89
32F /		723xx	UFBGA144	77	7	9H	99	J7	완	96	8	R8	M8
n		STM32F723xx	971AÐB∃U	P8	Б9	6М	6N	R9	P10	R10	N11	P11	R11
lable 10.	per	S	WLCSP100	H5	K5	1	1	E4	G4	H4	4ς	A	F4
<u>a</u>	Pin number		ГОЕР100	38	39	ı	1	40	14	42	43	44	45
	<u>~</u>		97144ДП	69	70	71	72	73	74	75	92	77	78
		22xx	9T1AĐ87U	P8	Р9	6W	6N	R9	P10	R10	11N	P11	R11
		STM32F722xx	LQFP144	59	09	61	62	63	64	65	99	29	89
		STM	ГОЕР100	38	39	1	ı	40	41	42	43	44	45
			LQFP64	ı	1	ı	ı	1	1	1	1	1	1

47/

DS11853 Rev 9 67/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			Additional functions	-	1	1	1	1	1		ı	1	1	1	1	
M32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM2_CH3, I2C2_SCL, SPI2_SCK/I2S2_CK, USART3_TX, OTG_HS_ULPI_D3, EVENTOUT	TIM2_CH4, I2C2_SDA, USART3_RX, OTG_HS_ULPI_D4, EVENTOUT		•	-	I2C2_SMBA, SPI5_SCK, TIM12_CH1, FMC_SDNE1, EVENTOUT	I2C3_SCL, SPI5_MISO, FMC_SDCKE1, EVENTOUT	I2C3_SDA, FMC_D16, EVENTOUT	I2C3_SMBA, TIM12_CH2, FMC_D17, EVENTOUT	TIM5_CH1, FMC_D18, EVENTOUT	TIM5_CH2, FMC_D19, EVENTOUT	TIM5_CH3, FMC_D20, EVENTOUT	
de		•	sətoN	(4)	(4)	1	ı	ı	1	1	1	ı	1	ı	1	
d ba	i	ture	I/O struc	FTf	FTf	'	'	ı	FT	FTf	FTf	FT	FT	Ħ	FT	
n an		əc	Pin typ	0/1	0/I	S	S	S	9	0/I	0/1	0/	0/1	0/1	0/1	
TM32F723xx pi		Pin name	(function after reset) ⁽¹⁾	PB10	PB11	VCAP_1	NSS	ADD	PH6	PH7	PH8	PH9	PH10	PH11	PH12	
s pui			1 СО ЕР 176	79	80	81		82	83	84	85	86	87	88	89	
2xx a			LQFP144	69	70	7.1	-	72	1	1	ı	1	1	ı	1	
32F72		2F723xx	UFBGA144	M9	M10	Н7	ı	G7	1	1	-	ı	-	-	1	
ပ		STM32F	971A987U	R12		R13	M10	-	N10	M11	N12	M12	M13	L13	L12	K12
Table 10.	per	ò	WLCSP100	G3	Н3	J3	K3	K2	1	1	-	-	-	-	-	
Ta	Pin number		ГОЕЬ100	46	47	48	49	20	1	1	1	1	1	1	-	
Ö	ī		1ДFР176	62	80	81	ı	82	83	84	85	86	87	88	89	
		22xx	971AÐ8∃U	R12	R13	M10	ı	N10	M11	N12	M12	M13	L13	L12	K12	
		STM32F722xx	LQFP144	69	02	7.1	ı	72	1	1	1	1	-	1	-	
		STM	ГОЕР100	46	47	48	49	90	1	1	ı	1	1	ı	1	
		_	ГОЕР64	28	59	30	31	32	1	1	ı	1	1	1	1	



_
Jed
ţin
ő
<u> </u>
ij
Ē
l definition
all
ק
a
x and STM32F723xx pin and ball
×
23
2F7
33
Ę
<u>0</u>
x an
X
F722xx
2F
STM3
. STM32F72
9
able 10
Table 1
•

| | | |
 |

 | |
 |
 | |
 | | 1 | | |
|-------|------------|---------------------------------------
--

--
--|---
--
--
--
---|--|---|--
--|--|---|
| | | Additional
functions | ı
 | ı

 | | OTG_HS_VBUS
 | on resistor
 | 1 | 1
 | | | | |
| | | Alternate functions | ,
 | -

 | TIM1_BKIN, I2C2_SMBA,
SPI2_NSS/I2S2_WS,
USART3_CK, OTG_HS_ULPI_D5,
OTG_HS_ID, EVENTOUT | TIM1_CH1N, SPI2_SCK/I2S2_CK,
USART3_CTS,
OTG_HS_ULPI_D6, EVENTOUT
 | USB HS OTG PHY calibration
 | , | ,
 | TIM1_CH2N, TIM8_CH2N,
SPI2_MISO, USART3_RTS,
TIM12_CH1, SDMMC2_D0,
OTG_HS_DM, EVENTOUT | OTG_HS_DM | | |
| | • | Notes | '
 | '

 | |
 | '
 | ' | ı
 | 1 | 1 | | |
| | ţnıe | I/O struc | '
 | -

 | FT | FT
 | '
 | ' | ı
 | FT | FT | | |
| | əc | Pin typ | S
 | S

 | 0/1 | 0/1
 | '
 | • | ı
 | 0/1 | 0/1 | | |
| | Pin name | (function after reset) ⁽¹⁾ | SSA
 | VDD

 | PB12 | PB13
 | OTG_HS_REXT
 | VDDPHYHS | VDD12OTGHS
 | PB14 | PB14 | | |
| | | 10FР176 | 06
 | 91

 | 92 | 63
 | 94
 | ı | 98
 | 1 | 96 | | |
| | | LQFP144 | -
 | -

 | 73 | 74
 | 75
 | - | 9/
 | - | 22 | | |
| | 723xx | UFBGA144 | -
 | 1

 | M11 | M12
 | H11
 | ı | H10
 | 1 | L11 | | |
| | TM32F | 9T1AĐB∃U | H12
 | J12

 | P12 | P13
 | J15
 | ı | J14
 | ı | R14 | | |
| per | S | WLCSP100 | -
 | K2

 | J2 | H2
 | G2
 | ı | G1
 | - | JJ | | |
| n num | | ГОЕР100 | -
 | -

 | 51 | 52
 | 53
 | 54 | 22
 | 1 | 56 | | |
| Ē | | 1ДFР176 | 06
 | 91

 | 92 | 63
 | 1
 | ı | ı
 | 94 | 1 | | |
| | 22xx | 971AÐ8FJU | H12
 | J12

 | P12 | P13
 | -
 | ı | ı
 | R14 | 1 | | |
| | 132F7. | LQFP144 | -
 | -

 | 73 | 74
 | 1
 | ı | ı
 | 75 | ı | | |
| | STN | ГОЕР100 | -
 | -

 | 51 | 52
 | •
 | - | ı
 | 53 | 1 | | |
| | | LQFP64 |
 | -

 | 33 | 34
 |
 | | ı
 | 35 | 1 | | |
| | Pin number | STM32F723xx Din name 90 ture | STM32F722xx Pin name Pin name <th colspa<="" th=""><th>STM32F722xx STM32F722xx STM32F723xx Pin name (functions) STM32F722xx Pin name (function) Afternate functions STM32F722xx Pin name (function) Afternate functions Pin name (function) Pin name (function) Afternate functions Image: STM32F723xx Image: STM32F723xx Afternate functions Image: STM32F723xx</th><th>STM32F722xx Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F72xx STM32F7</th><th> STM32F722XX STM32F723XX Pin name Pin</th><th> STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx Pin number STM32F723xx Pin number Pin numb</th><th> STM32F722xx STM32F723xx STM32F723xx Pin name Pin name </th></th></th></th> | <th>STM32F722xx STM32F722xx STM32F723xx Pin name (functions) STM32F722xx Pin name (function) Afternate functions STM32F722xx Pin name (function) Afternate functions Pin name (function) Pin name (function) Afternate functions Image: STM32F723xx Image: STM32F723xx Afternate functions Image: STM32F723xx</th> <th>STM32F722xx Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F72xx STM32F7</th><th> STM32F722XX STM32F723XX Pin name Pin</th><th> STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx Pin number STM32F723xx Pin number Pin numb</th><th> STM32F722xx STM32F723xx STM32F723xx Pin name Pin name </th></th></th> | STM32F722xx STM32F722xx STM32F723xx Pin name (functions) STM32F722xx Pin name (function) Afternate functions STM32F722xx Pin name (function) Afternate functions Pin name (function) Pin name (function) Afternate functions Image: STM32F723xx Image: STM32F723xx Afternate functions Image: STM32F723xx | STM32F722xx Pin name Pin name <th colspa<="" th=""><th> STM32F722xx STM32F723xx Pin name Pin</th><th> STM32F722xx STM32F723xx STM32F723xx </th><th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F72xx STM32F7</th><th> STM32F722XX STM32F723XX Pin name Pin</th><th> STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx Pin number STM32F723xx Pin number Pin numb</th><th> STM32F722xx STM32F723xx STM32F723xx Pin name Pin name </th></th> | <th> STM32F722xx STM32F723xx Pin name Pin</th> <th> STM32F722xx STM32F723xx STM32F723xx </th> <th> STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F72xx STM32F7</th> <th> STM32F722XX STM32F723XX Pin name Pin</th> <th> STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx Pin number STM32F723xx Pin number Pin numb</th> <th> STM32F722xx STM32F723xx STM32F723xx Pin name Pin name </th> | STM32F722xx STM32F723xx Pin name Pin | STM32F722xx STM32F723xx STM32F723xx | STM32F722xx STM32F723xx STM32F723xx STM32F722xx STM32F72xx STM32F7 | STM32F722XX STM32F723XX Pin name Pin | STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx STM32F723xx Pin number STM32F723xx Pin number STM32F722xx Pin number STM32F723xx Pin number Pin numb | STM32F722xx STM32F723xx STM32F723xx Pin name Pin name |

\7/

DS11853 Rev 9 69/226

		Additional functions	1	1	1	1	1	•		•	1			
		Alternate functions	RTC_REFIN, TIM1_CH3N, TIM8_CH3N, SPI2_MOSI/I2S2_SD, TIM12_CH2, SDMMC2_D1, OTG_HS_DP, EVENTOUT	OTG_HS_DP	USART3_TX, FMC_D13, EVENTOUT	USART3_RX, FMC_D14, EVENTOUT	USART3_CK, FMC_D15, EVENTOUT	USART3_CTS, QUADSPI_BK1_IO0, SAI2_SD_A, FMC_A16/FMC_CLE, EVENTOUT	TIM4_CH1, LPTIM1_IN1, USART3_RTS, QUADSPI_BK1_IO1, SAI2_FS_A, FMC_A17/FMC_ALE, EVENTOUT	TIM4_CH2, LPTIM1_OUT, QUADSPI_BK1_IO3, SAI2_SCK_A, FMC_A18, EVENTOUT	•			
	•	Notes	1	ı	1	ı	1	1	1	1	1			
	ture	I/O struc									1			
	əc	Pin typ	0/1	0/I	2	01	2	0/I	01	0/1	S			
	Pin name	(function after reset) ⁽¹⁾	PB15	PB15	PD8	PD9	PD10	PD11	PD12	PD13	NSS			
		ГОЕР176	1	26	86	66	100	101	102	103	104			
		LQFP144	1	78	62	80	8	82	83	84	85			
	723xx	UFBGA144	1	L12	67	8 6	60	6Н	L10	K10	G8			
	M32F7	971AĐB∃U	1	1	1	'	R15	P15	P14	N15	41N	N13	M15	
ber	S	WLCSP100	1	Ħ	1	1	1	F3	F2	E3				
n numl		ГОЕР100	1	25		1	1	58	69	09	1			
<u>-</u>		1ДЕР176	98	ı	96	26	86	66	100	101	102			
	2xx	971AĐB∃U	R15	1	P15	P14	N15	41N	N13	M15				
	32F72	LQFP144	76	1	77	78	62	80	18	82	83			
	STM	ГОЕР100	54	1	55	56	22	58	29	09	ı			
		LQFP64	36	1		1	1	1	1	1				
	Pin number	STM32F723xx Din name of ture	STM32F722xx Pin number STM32F722xx STM32F723xx Pin name Pin name	STM32F722xx STM32F723xx STM32F723xx Pin name	STM32F722xx STM32F723xx STM32F723xx	STM32F723xx Plin number STM32F722xx STM32F723xx Plin name P	STM32F722xx STM32F723xx STM32F723xx STM32F723xx STM32F723xx STM32F722xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F722xx STM32F723xx STM32F723xx	STM32F722XX STM32F723XX STM32F72XX STM32F72XX	STM32F722xx STM32F723xx Pin name Cucre Pin name Cucre Pin name Cucre Pin name P	STM32F723xx STM32F723xx	STM03F723xx STM03F723xx Pin name Pin			



_
ਰ
ě
Ξ
Έ
٥
ق
_
0
Ξ
Ë
<u>6</u>
0
a
ڡ
ō
a
Ë
റ
3xx
×
2F723x
-1
$\overline{\mathbf{z}}$
3
STM32F
Ś
ō
a
×
X
722x
F7.
2
33
STM3
Ġ
ö
Ŧ
<u>o</u>
ð
Table

-																	1	
			Additional functions	-		ı	1		-	-	1				1	1	ı	•
I M32F / 22xx and S I M32F / 23xx pin and ball definition (continued)			Alternate functions		TIM4_CH3, UART8_CTS, FMC_D0, EVENTOUT	TIM4_CH4, UART8_RTS, FMC_D1, EVENTOUT	FMC_A12, EVENTOUT	FMC_A13, EVENTOUT	FMC_A14/FMC_BA0, EVENTOUT	FMC_A15/FMC_BA1, EVENTOUT	EVENTOUT	USART6_CK, FMC_INT, EVENTOUT	USART6_RTS, FMC_SDCLK, EVENTOUT		ı		TIM3_CH1, TIM8_CH1, I2S2_MCK, USART6_TX, SDMMC2_D6, SDMMC1_D6, EVENTOUT	TIM3_CH2, TIM8_CH2, I2S3_MCK, USART6_RX, SDMMC2_D7, SDMMC1_D7, EVENTOUT
= de		•	Notes	-	1	1	-	ı	-	-	-	1	1	'	1	-	1	ı
d ba		ţnre	I/O struc	1	FT	FT	Ħ	뵤	FT	FT	H	FT	FT	'	'	1	FT	FT
n an		əc	qyt niq	S	0/1	0/1	0	9	0/1	0/1	0	0	0/1	S		S	2	<u>Q</u>
TM32F723xx pi		Pin name	(function after reset) ⁽¹⁾	VDD	PD14	PD15	PG2	PG3	PG4	PG5	PG6	PG7	PG8	VSS	VDD	VDDUSB	PC6	PC7
and S			9714407	105	106	107	108	109	110	111	-	1	112	113	1	114	115	116
22xx			LQFP144	86	87	88	89	06	91	92	-	-	93	94	-	92	96	26
32F7.		2F723xx	UFBGA144	F8	K11	K12	J12	J11	J10	H12	-	1	G11		F10	C11	G12	F12
ဟ		STM32F	9T1AĐ8ŦU	J13	M14	L14	L15	K15	K14	K13	ı	1	H14	G12	ı	H13	H15	G15
lable 10.	per	S	MLCSP100	-	F1	E2	-	ı	-	-	-	-	-	-	1	K1	E1	D4
<u>a</u>	Pin number		ГОЕР100	-	61	62	1	ı	-	-	-	1	ı	1	1	1	63	64
	盃		1QFР176	103	104	105	106	107	108	109	110	111	112	113	ı	114	115	116
		22xx	0FBGA176	J13	M14	L14	L15	K15	K14	K13	J15	J14	H14	G12	ı	H13	H15	G15
		STM32F722xx	LQFP144	84	85	98	87	88	89	06	91	92	63	94	ı	92	96	97
		STI	ГОЕР100	ı	61	62	ı	ı	ı	-	ı	1	ı		ı	ı	63	64
			ГОЕР64	-	1	ı	-	ı	1	1	1	1	ı		-	ı	37	38



DS11853 Rev 9 71/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			Additional functions	1	1	1	OTG_FS_VBUS	1	1	1	ı	1	1	1
'M32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TRACED1, TIM3_CH3, TIM8_CH3, UART5_RTS, USART6_CK, SDMMC1_D0, EVENTOUT	MCO2, TIM3_CH4, TIM8_CH4, I2G_SDA, I2S_CKIN, UART5_CTS, QUADSPI_BK1_IO0, SDMMC1_D1, EVENTOUT	MCO1, TIM1_CH1, TIM8_BKIN2, 12C3_SCL, USART1_CK, OTG_FS_SOF, EVENTOUT	TIM1_CH2, I2C3_SMBA, SPI2_SCK/I2S2_CK, USART1_TX, EVENTOUT	TIM1_CH3, USART1_RX, OTG_FS_ID, EVENTOUT	TIM1_CH4, USART1_CTS, CAN1_RX, OTG_FS_DM, EVENTOUT	TIM1_ETR, USART1_RTS, SAI2_FS_B, CAN1_TX, OTG_FS_DP, EVENTOUT	JTMS-SWDIO, EVENTOUT		-	
II det		•	SejoN	ı	ı	1	ı	1	ı	ı	1	ı	ı	ı
d ba		ţnıe	I/O struc	FI	FTf	FTf	Ħ	ᇤ	Ħ	F	ㅂ	1	1	1
in an		ə	qtt ni9	0/1	0/1	9	9	<u>Q</u>	9	9	<u>Q</u>	တ	S	S
TM32F723xx pi		Din namo	(function after reset) ⁽¹⁾	PC8	PC9	PA8	PA9	PA10	PA11	PA12	PA13(JTMS- SWDIO)	VCAP_2	NSS	VDD
nd S			LQFP176	117	118	119	120	121	122	123	124	125	126	127
2xx a			LQFP144	86	66	100	101	102	103	104	105	106	107	108
32F72		2F723xx	UFBGA144	F11	E11	E12	D12	D11	C12	B12	A12	69	G10	F9
S		STM32F	9T1AĐB3U	G14	F14	F15	E15	D15	C15	B15	A15	F13	F12	G13
Table 10.	per	S	WLCSP100	D2	D1	D3	3	CZ	2	B2	B1	B3	A2	A1
Tal	Pin number		ГОЕР100	65	99	29	89	69	02	71	72	73	74	75
	₫		1ДFР176	117	118	119	120	121	122	123	124	125	126	127
		22xx	971AÐB3U	G14	F14	F15	E15	D15	C15	B15	A15	F13	F12	G13
		STM32F722xx	LQFP144	86	66	100	101	102	103	104	105	106	107	108
		STM	ГОЕР100	65	99	29	89	69	70	71	72	73	74	75
			Г₫⊧Р64	39	40	14	42	43	44	45	46	ı	47	48



_
þ
ĭ
₽
onti
ق
Ĕ
∺
finiti
ef
III definitio
ā
9
≧
9
73xx pin and ba
2F723x
7
본
33
d STM32F7
S
2
a
2
2
F.
32
Σ
. STM32F722x
Ţ
Table 10
<u>_</u>
_

			128 E12 - 128											
			Additional functions	1	1	-	-	1	1	1	1	1	1	
TM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM8_CH1N, UART4_TX, CAN1_TX, FMC_D21, EVENTOUT	TIM8_CH2N, UART4_RX, CAN1_RX, FMC_D22, EVENTOUT	TIM8_CH3N, FMC_D23, EVENTOUT	TIM5_CH4, SPI2_NSS/I2S2_WS, FMC_D24, EVENTOUT	TIM8_BKIN2, SPI2_SCK/I2S2_CK, FMC_D25, EVENTOUT	TIM8_CH4, SPI2_MISO, FMC_D26, EVENTOUT	TIM8_ETR, SPI2_MOSI/I2S2_SD, FMC_D27, EVENTOUT	•		JTCK-SWCLK, EVENTOUT	JTDI, TIM2_CH1/TIM2_ETR, SPI1_NSS/I2S1_WS, SPI3_NSS/I2S3_WS, UART4_RTS, EVENTOUT
l de		•	Notes	ı	1	1	1	1	1	1	1	1	1	1
d bal		ture	I/O struc	FT	FT	FT	F	FT	FT	FT	-	ı	FT	F
n an		əc	Pin typ	9	9	0/1	0	0/1	9	9	S	S	9	0/
TM32F723xx pi		Pin name	(function after reset) ⁽¹⁾	PH13	PH14	PH15	PIO	PI1	PI2	PI3	NSS	VDD	PA14(JTCK- SWCLK)	PA15(JTDI)
and S			1ДЕР176	128	129	130	131	132	133	134	135	136	137	138
22xx 8			ГОЕР144	1	1	-	1	1	1	1	1	ı	109	110
32F7.		2F723xx	UFBGA144	ı	1	1	1	1	1	1	1	ı	A11	A10
S		STM32F	971AÐB∃U	E12		D13	E14	_	C14	C13	6 0	60	A14	A13
Table 10.	per	S	WLCSP100		-	-	-	-	-	-	-	1	C4	B4
Ta	Pin number		ГОЕР100	ı	ı	1	1	ı	ı	1	-	ı	92	77
	<u>a</u>		97144ДП	128	129	130	131	132	133	134	135	136	137	138
		22xx	971AÐB∃U	E12	E13	D13	E14	D14	C14	C13	60	60	A14	A13
		STM32F722xx	Γ ∅ Ebl⊄¢	1	1	1	1	ı	1	1	-	ı	109	110
		STM	ГОЕР100	ı	1	1	1	ı	1	1	1	ı	92	77
			LQFP64	-	ı	-	1	ı	ı	1	-		49	50

47/

DS11853 Rev 9 73/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

ſ														
			Additional functions	,	ı	ı	1		ı	ı	1	1	-	-
finition (continued)			Alternate functions	SPI3_SCK/I2S3_CK, USART3_TX, UART4_TX, QUADSPI_BK1_I01, SDMMC1_D2, EVENTOUT	SPI3_MISO, USART3_RX, UART4_RX, QUADSPI_BK2_NCS, SDMMC1_D3, EVENTOUT	TRACED3, SPI3_MOSI/I2S3_SD, USART3_CK, UART5_TX, SDMMC1_CK, EVENTOUT	CAN1_RX, FMC_D2, EVENTOUT	CAN1_TX, FMC_D3, EVENTOUT	TRACED2, TIM3_ETR, UART5_RX, SDMMC1_CMD, EVENTOUT	SPI2_SCK/I2S2_CK, USART2_CTS, FMC_CLK, EVENTOUT	USART2_RTS, FMC_NOE, EVENTOUT	USART2_TX, FMC_NWE, EVENTOUT	-	
g de		•	setoM	1	1		'	'	1		1		1	1
d ba		ţnıe	I/O struc	FT	F	FT	ᇤ	ᇤ	F	FT	F	FT	1	'
in an		əc	qt niq	0/1	9	0/1	9	2	9	0/1	9	0/1	S	S
TM32F723xx p		Pin name	(function after reset) ⁽¹⁾	PC10	PC11	PC12	PD0	PD1	PD2	PD3	PD4	PD5	NSS	VDDSDMMC
and S			ГОЕР176	139	140	141	142	143	144	145	146	147	148	149
22xx i	TM32E723**		ГОЕР144	111	112	113	114	115	116	117	118	119	120	121
32F7	Pin number	723xx	UFBGA144	B11	B10	C10	E10	D10	E9	60	60	68	Z	F7
တ	Pin number		9T1AĐB∃U	B14	B13	A12	B12	C12	D12	D11	D10	C11	D8	C8
Table 10	per	S	WLCSP100	A3	C5	D5	B5	A4	E5	90	B6	A5	1	•
Ä	n num		ГОЕЬ100	78	62	80	81	82	83	84	85	98	-	-
	ਔ		ГОЕР176	139	140	141	142	143	144	145	146	147	148	149
		22xx	971AÐ8FJU	B14	B13	A12	B12	C12	D12	D11	D10	C11	80	C8
		132F7.	LQFP144	111	112	113	114	115	116	117	118	119	120	121
		STI	ГОЕР100	78	79	80	81	82	83	84	85	98	-	-
			ГОЕР64	51	52	53	,		54	1	1	-	-	-



_
ਰ
ō
Š
∓
⊆
0
့ပ
$\overline{}$
Ž
.0
≆
=
Œ
ē
ŏ
_
₹
č
_
ਠ
⊆
$\boldsymbol{\omega}$
\Box
=
0
×
×
က
F723x3
!`
ᅕ
ä
¥
STM32F
ᅜ
(C)
$\boldsymbol{\sigma}$
\subseteq
æ
¥
-2
Ń
2
/
щ
Ñ
<u>ന</u>
2
\vdash
S
٠.
0
Table 10
Φ
Ť
쑱
Ľ
_

				_						
			Additional functions	,		•	1			
M32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	SPI3_MOSI/I2S3_SD, SAI1_SD_A, USART2_RX, SDMMC2_CK, FMC_NWAIT, EVENTOUT	USART2_CK SDMMC2_CMD, FMC_NE1, EVENTOUT	USART6_RX,QUADSPI_BK2_102, SAI2_FS_B, SDMMC2_D0, FMC_NE2/FMC_NCE, EVENTOUT	SAIZ_SD_B, SDMMC2_D1, FMC_NE3, EVENTOUT	SDMMC2_D2, FMC_INT, EVENTOUT	LPTIM1_IN1, USART6_RTS, SDMMC2_D3, FMC_NE4, EVENTOUT	TRACEDO, LPTIM1_OUT, USART6_CTS, FMC_A24, EVENTOUT
ge		•	Notes	ı	ı	ı	1	1	ı	1
d bal		ţnıe	I/O struc	F	FI	Ħ	F	F	FI	ㅂ
n an		əc	qyt ni q	0/1	0/1	0/I	0/	O/I	0/1	<u>Q</u>
TM32F723xx pi		Din name	(function after reset) ⁽¹⁾	PD6	PD7	PG9	PG10	PG11	PG12	PG13
and S			ГОЕР176	150	151	152	153	154	155	156
2XX 8			ГОЕР144	122	123	124	125	126	127	128
321/2		723xx	UFBGA144	A8	A9	E8	D8	80	B8	D7
ຶ່		STM32F723xx	971AÐ87U	B11	A11	C10	B10	B9	B8	A8
Table 10.	per	S	WLCSP100	90	E6	ı	-	1	1	1
a	Pin number		ГОЕР100	87	88	ı	ı	1	ı	1
	莅		1QFР176	150	151	152	153	154	155	156
		22xx	9T1AĐ8ŦU	B11	A11	C10	B10	B9	B8	A8
		STM32F722xx	LQFP144	122	123	124	125	126	127	128
		STI	ГОЕР100	28	88	1	ı	1	ı	ı
			ГОЕР64	ı	1	1	1	1	1	1



DS11853 Rev 9 75/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

			1	ı					
		Additional functions		1	ı	1		ı	ı
		Alternate functions	TRACED1, LPTIM1_ETR, USART6_TX, QUADSPI_BK2_103, FMC_A25, EVENTOUT			USART6_CTS, FMC_SDNCAS, EVENTOUT	JTDO/TRACESWO, TIM2_CH2, SPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, SDMMC2_D2, EVENTOUT	NJTRST, TIM3_CH1, SPI1_MISO, SPI3_MISO, SPI2_NSS/I2S2_WS, SDMMC2_D3, EVENTOUT	TIM3_CH2, I2C1_SMBA, SP11_MOSI/I2S1_SD, SP13_MOSI/I2S3_SD, OTG_HS_ULPI_D7, FMC_SDCKE1, EVENTOUT
	•	SejoN	1	1	1	1	1	1	(4)
	ţnı	I/O struc	F	ı	ı	F	Ħ	F	E
	ə	Pin typ	0/1	S	S	<u>Q</u>	0/1	9	O/I
Pin name (function after reset) ⁽¹⁾			PG14	NSS	VDD	PG15	PB3(JTDO/TRA CESWO)	PB4(NJTRST)	PB5
		1 СО ЕР 176	157	158	159	160	161	162	163
	J	ГОЕЬІФФ	129	130	131	132	133	134	135
	723xx	UFBGA144	C7		F6	B7	A7	A6	B6
	rm32F	971AÐ8FJU	A7	D7	C7	B7	A10	A9	A6
ıber	S	MLCSP100	ı	ı	1	ı	A6	B7	22
ท ทนท		ГОЕЬ100		,			89	06	91
ਙ		ГОЕР176	157	158	159	160	161	162	163
	22xx	971AÐ83U	A7	D7	C7	B7	A10	A9	A6
	132F7.	ГОЕБІФФ	129	130	131	132	133	134	135
	STM	ГОЕЬ100	1	ı	-	1	88	90	91
		ΓØFP64	ı	ı	1	1	55	56	29
	TIE NUMBER	STM32F723xx Din name 90 ture	STM32F722xx STM32F723xx Pin name Pin name	STM32F722xx STM32F723xx Pin name Pin name	STM32F722xx STM32F723xx Pin name Pin name Cfunction affer C	STM32F722xx STM32F723xx Pin name Grunction affer Pin name Pin	STM32F722xx STM32F723xx STM32F723xx Pin name Pin name	STM32F722XX STM32F723XX Pin name Pin	STM32F722xx STM32F723xx Pin name Fig. 1 Pin name Pin n



_
(pani
ntin
3)
itior
lefin
alld
n and bal
хх
STM32F723xx p
.M32F
STI
and
2xx
2F72
STM3
0. S
le 1
Table

			Additional functions			ΛРР		r	
M32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions	TIM4_CH1, I2C1_SCL, USART1_TX, QUAD SPI_BK1_NCS, FMC_SDNE1, EVENTOUT	TIM4_CH2, I2C1_SDA, USART1_RX, FMC_NL, EVENTOUT		TIM4_CH3, TIM10_CH1, I2C1_SCL, CAN1_RX, SDMMC2_D4, SDMMC1_D4, EVENTOUT	TIM4_CH4, TIM11_CH1, I2C1_SDA, SPI2_NSS/I2S2_WS, CAN1_TX, SDMMC2_D5, SDMMC1_D5, EVENTOUT	TIM4_ETR, LPTIM1_ETR, UART8_Rx, SAI2_MCK_A, FMC_NBL0, EVENTOUT
del		,	Notes	1	ı	ı	1	1	1
bal		nre	I/O struc	FTf	FTf	В	FTf	FTf	F
n and		ə	Pin typ	1/0	0/1	ı	0/1	0/1	1/0
I M32F 723xx pi		Din	(function after reset) ⁽¹⁾	PB6	PB7	ВООТ	PB8	PB9	PE0
and S			ГОЕР176	164	165	166	167	168	169
72XX			ГОЕЬІФФ	136	137	138	139	140	141
32F / 1		2F723xx	UFBGA144	90	90	D5	C5	B5	A5
S S		STM32F	971AÐ83U	B6	B5	90	A5	B4	A4
lable 10. S.I	ber	S	WLCSP100	D7	B8	A7	82	D8	E7
<u>a</u>	Pin number		ГОЕЬ100	92	93	94	96	96	97
	Ē		ГОЕР176	164	165	166	167	168	169
		22xx	9T1AĐ87U	B6	B5	D6	A5	B4	A4
		STM32F722xx	LQFP144	136	137	138	139	140	141
		STN	ГОЕР100	92	63	94	92	96	26
			LQFP64	58	59	09	61	62	1



DS11853 Rev 9 77/226

Additional functions TIM8_BKIN, SAI2_MCK_A, FMC_NBL2, EVENTOUT TIM8 CH1, SAIZ SCK A, LPTIM1_IN2, UART8_Tx, FMC_NBL1, EVENTOUT FMC_NBL3, EVENTOUT TIM8_CH2, SAI2_SD_A, FMC_D28, EVENTOUT TIM8_CH3, SAI2_FS_A, FMC_D29, EVENTOUT Alternate functions Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued) Notes ı ı ı ı ı ı ı ı ı ı ᇤ 님 \exists H H I/O structure 0 0 9 0 Pin type 9 ഗ ഗ ഗ ഗ ഗ Pin name (function after reset)⁽¹⁾ PDR_ON VSS VDD VSS VSS PE1 P15 P16 <u>P</u> Ы 172 173 174 171 170 LQFP176 143 142 144 **LQFP144** STM32F723xx E5 F5 4 <u>E</u>6 UFBGA144 D2 90 C_{5} **A**3 2 \mathbb{S} C_2 F6 7 F7 **UFBGA176 A**8 Α9 **B**3 **MCCSP100** Pin number 100 98 66 LQFP100 175 172 173 176 170 174 17 LQFP176 **A**3 **D**5 C6 C5STM32F722xx 7 2 83 C_2 <u>F</u>6 F7 **UFBGA176** 142 143 1 4 4 LQFP144 100 66 86 LQFP100 63 8 LQFP64



			Addition function	1	ı	ı	ı	ı	ı	-	ı	-	-	-	-	ı	ı	-	-	1	-	-	-	ı
10. STM32F722xx and STM32F723xx pin and ball definition (continued)			Alternate functions			•	•	•	•		•		•			•	•							•
III del			Notes	1	'	'	1	'	1	'	'	'	1	ı	'		'	1	1		1	1	'	,
nd ba			I/O struct	'	'	'	'	'	'	'	'	'	'	'	'	'	'	'	-	'	'	'	'	'
in ar		ə	Pin typ	S	S	S	S	S	S	S	S	S	S	S	S	တ	S	S	S	S	S	S	S	S
тМ32F723хх р		Oin and	(function after reset) ⁽¹⁾	SSA	NSS	SSA																		
and S			97144ДП	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
22xx			ГОЕЬ144	ı	-	ı	ı	ı	ı	-	ı	-	-	-	-	ı	ı	-	-		-	-	-	
132F7		723x	UFBGA144	1	-	1	1	1	1	-	1	-	-	-	-	1	1	-	-	1	-	-	-	1
STN.		STM32F723xx	9T1AĐB∃U	F8	F9	F10	99	C7	œ9	69	G10	9H	/H	Н8	6H	H10	96	7	96	66	J10	K6	K7	8 8
Table 10	ber	S	WLCSP100	ı	,	ı	ı	ı	ı	ı	ı	ı	ı	1	ı	1	ı	ı	ı	ı	ı	ı	ı	ı
Ta	Pin number		ГОЕР100	-	-	1	1	1	1	-	1	1	1	-	1	1	1	1	1	-	1	1	1	1
	Ρ		97144ДП		-	ı		ı		-	ı	-	-	-	-	1	ı	-	-		-	-	-	
		22xx	971AÐB3U	F8	F9	F10	99	G7	G8	69	G10	9H	H7	Н8	6Н	H10	96	J7	98	60	J10	K6	K7	8X
		STM32F722xx	ГОЕР144	-		1	1	1	1	-	1	-	-	-	-	-	1	-	-	1	-	-	-	ı
		STI	ГОЕР100	1	-	ı		ı		-	ı	ı	-	-	ı	ı	ı	ı	ı	ı	ı	ı	ı	
			ГОЕР64	-	-	ı	ı	ı	ı	-	ı	ı	-	1	ı	ı	ı	1	1	ı	1	-	ı	ı

\7/

DS11853 Rev 9 79/226

Table 10. STM32F722xx and STM32F723xx pin and ball definition (continued)

		Additional functions	1	1		
		Alternate functions	•			
	9	Notes	ı	1		
	ţnre	1 1				
	əc	S	S			
•	Pin name	NSS	VSS			
		1 д Г д Г д	-	-		
		LQFP144				
	723xx	UFBGA144	-	-		
	STM32F	971AÐB3U	K9	K10		
ber	S	WLCSP100	1			
Pin number		ГОЕЬ100	1	•		
₫.		1 СО ЕР 176	-	-		
	.22xx	971AÐB∃U	К9	K10		
	STM32F722xx	ГОЕБІФФ	ı	1		
	STI	ГОЕР100	1	ı		
		LQFP64	1	ı		

1. Function availability depends on the chosen device.

PC13, PC14, PC15 and PI8 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 and PI8 in output mode is limited:

- The speed should not exceed 2 MHz with a maximum load of 30 pF.

- These I/Os must not be used as a current source (e.g. to drive an LED).

Main function after the first backup domain power-up. Later on, it depends on the contents of the RTC registers even after reset (because these registers are not reset by the main reset).

4. ULPI signals not available on the STM32F723xx devices.

If the device is in regulator OFF/internal reset ON mode (BYPASS_REG pin is set to VDD), then PA0 is used as an internal reset (active low).



Table 11. FMC pin definition

		TI. FING PIN Gen		
Pin name	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PF0	A0	-	-	A0
PF1	A1	-	-	A1
PF2	A2	-	-	A2
PF3	A3	-	-	A3
PF4	A4	-	-	A4
PF5	A5	-	-	A5
PF12	A6	-	-	A6
PF13	A7	-	-	A7
PF14	A8	-	-	A8
PF15	A9	-	-	A9
PG0	A10	-	-	A10
PG1	A11	-	-	A11
PG2	A12	-	-	A12
PG3	A13	-	-	-
PG4	A14	-	-	BA0
PG5	A15	-	-	BA1
PD11	A16	A16	CLE	-
PD12	A17	A17	ALE	-
PD13	A18	A18	-	-
PE3	A19	A19	-	-
PE4	A20	A20	-	-
PE5	A21	A21	-	-
PE6	A22	A22	-	-
PE2	A23	A23	-	-
PG13	A24	A24	-	-
PG14	A25	A25	-	-
PD14	D0	DA0	D0	D0
PD15	D1	DA1	D1	D1
PD0	D2	DA2	D2	D2
PD1	D3	DA3	D3	D3
PE7	E7 D4 DA4 D4		D4	
PE8	PE8 D5 DA5 D5		D5	
PE9	D6	DA6	D6	D6
PE10	D7	DA7	D7	D7
			•	



DS11853 Rev 9 81/226

Table 11. FMC pin definition (continued)

	Table II. I	vic pin definition	(Continueu)	
Pin name	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PE11	D8	DA8	D8	D8
PE12	D9	DA9	D9	D9
PE13	D10	DA10	D10	D10
PE14	D11	DA11	D11	D11
PE15	D12	DA12	D12	D12
PD8	D13	DA13	D13	D13
PD9	D14	DA14	D14	D14
PD10	D15	DA15	D15	D15
PH8	D16	-	-	D16
PH9	D17	-	-	D17
PH10	D18	-	-	D18
PH11	D19	-	-	D19
PH12	D20	-	-	D20
PH13	D21	-	-	D21
PH14	D22	-	-	D22
PH15	D23	-	-	D23
PI0	D24	-	-	D24
PI1	D25	-	-	D25
PI2	D26	-	-	D26
PI3	D27	-	-	D27
PI6	D28	-	-	D28
PI7	D29	-	-	D29
PI9	D30	-	-	D30
PI10	D31	-	-	D31
PD7	NE1	NE1	-	-
PG9	NE2	NE2	NCE	-
PG10	NE3	NE3	-	-
PG11	-	-	-	-
PG12	NE4	NE4	-	-
PD3	CLK	CLK	-	-
PD4	NOE	NOE	NOE	-
PD5	PD5 NWE NWE NWE		NWE	-
PD6	NWAIT	NWAIT	NWAIT	-
PB7	NADV	NADV	-	-
	•			



Table 11. FMC pin definition (continued)

		lie piii delliitteli	(,	
Pin name	NOR/PSRAM/ SRAM	NOR/PSRAM Mux	NAND16	SDRAM
PF6	-	-	-	-
PF7	-	-	-	-
PF8	-	-	-	-
PF9	-	-	-	-
PF10	-	-	-	-
PG6	-	-	-	-
PG7	-	-	INT	-
PE0	NBL0	NBL0	-	NBL0
PE1	NBL1	NBL1	-	NBL1
PI4	NBL2	-	-	NBL2
PI5	NBL3	-	-	NBL3
PG8	-	-	-	SDCLK
PC0	-	-	-	SDNWE
PF11	-	-	-	SDNRAS
PG15	-	-	-	SDNCAS
PH2	-	-	-	SDCKE0
PH3	-	-	-	SDNE0
PH6	-	-	-	SDNE1
PH7	-	-	-	SDCKE1
PH5	-	-	-	SDNWE
PC2	-	-	-	SDNE0
PC3	-	-	-	SDCKE0
PB5	-	-	-	SDCKE1
PB6	-	-	-	SDNE1

AF15

EVEN TOUT EVEN TOUT EVEN TOUT EVEN

EVEN TOUT EVEN

EVEN

EVEN

EVEN TOUT EVEN

EVEN TOUT

EVEN

FMC_SDN WE UART7/ FMC/ SDMMC1/ OTG2_FS OTG_HS_ SOF **AF12** SDMMC2 **AF11** SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS SAIZ_SD_B OTG_FS_ID OTG_HS_ ULPI_D0 OTG_HS_ ULPI_CK OTG_FS _SOF OTG_FS_ DM SAI2_ MCK_B **AF10** STM32F722xx and STM32F723xx alternate function mapping CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS QUADSPI_ BK1_I03 TIM14_CH1 TIM13_CH1 CAN1_RX AF9 SAIZ/USART6 /UART4/5/7/8/ OTG1_FS SAIZ_SCK_B UART4_TX UART4_RX AF8 SP12/12S2/S P13/12S3/ USART1/2/3/ UART5 USART2_TX USART2_RX USART2_CK USART1_CK USART1_TX USART1_RX USART1_ CTS USART2_ CTS USART2_ RTS AF7 SPI2/I2S2/ SPI3/I2S3/ SPI3/I2S3/ SAI1/ UART4 SPI3_NSS //2S3_WS AF6 SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5 SPI1_NSS /I2S1_WS SPI1_MO SI/I2S1_S D SPI1_SCK //2S1_CK SPI2_SCK //2S2_CK SPI1_ MISO_ AF5 I2C3_SMB A I2C1/2/3/ USART1 I2C3_SCL AF4 TIM8/9/10/11/ LPTIM1 TIM8 BKIN2 TIM8_CH1N TIM8_CH1N TIM8_BKIN TIM9_CH2 TIM8_ETR TIM9_CH1 AF3 TIM3_CH2 TIM5_CH3 TIM5_CH4 TIM3_CH1 TIM5_CH1 TIM3/4/5 TIM5_CH2 TIM2_CH1 /TIM2_ ETR TIM2_CH2 TIM2_CH3 TIM2_CH4 TIM2_CH1 /TIM2_ ETR TIM1_CH1 TIM1_CH2 TIM1_CH3 TIM1_CH4 TIM1/2 TIM1 BKIN TIM1 CH1N AF1 MCO1 AF0 PA 10 PA11 PA₀ PA3 PA5 PA9 PA4 PA7 PA1 Port A hoq



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/ FMC/ SDMMC1/ OTG2_FS	1	-	-	1	1	-	-	ı	ı	FMC_ SDCKE1	FMC_ SDNE1	FMC_NL	SDMMC1 _D4
	AF11	SDMMC2	-	-	-	1	-	-	-	1	-	-	-	-	
tinued)	AF10	SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS	OTG_FS_DP	-	-	1	OTG_HS_ ULPI_D1	OTG_HS_ _ULPI_D2	-	SDMMC2 _D2	SDMMC2 _D3	01G_HS_ _ULPI_D1	QUADSPI_ BK1_NCS	-	SDMMC2_ D4
ping (con	AF9	CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS	CAN1_TX	-	-	1	ı	-	QUADSPI_ CLK	1		-	-	-	CAN1_RX
STM32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAIZ/USART6 /UART4/5/7/8/ OTG1_FS	SAI2_FS_B	-		UART4_RTS	UART4_CTS			1			1		
Iternate fu	AF7	SP12/12S2/S P13/12S3/ USART1/2/3/ UART5	USART1_ RTS	-	-	1	1	-	SPI3_MOSI /I2S3_SD	1	SPI2_NSS /I2S2_WS	-	USART1_TX	USART1_RX	
F723xx a	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4	-	-	-	SPI3_NSS //I2S3_WS	-	-	SAI1_ SD_A	SPI3_SCK /I2S3_CK	SPI3_ MISO_	SP13_ MOSI/ I2S3_SD	-	-	
STM32	AF5	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	1	1	ı	SPI1_NSS //2S1_WS	1	1	1	SPI1_SCK /I2S1_CK	SPI1_ MISO	SPI1_ MOSI/ I2S1_SD	ı	1	
722xx and	AF4	I2C1/2/3/ USART1	1	-	-	-	1	-	-	-	ı	I2C1_ SMBĀ	I2C1_SCL	I2C1_SDA	I2C1_SCL
	AF3	TIM8/9/10/11/ LPTIM1	-	-	-	1	TIM8_CH2N	TIM8_CH3N	-	1		-	-	-	TIM10_CH1
Table 12.	AF2	TIM3/4/5	1	-	-	1	TIM3_CH3	тімз_сн4	-	1	тімз_сн1	тімз_сн2	TIM4_CH1	TIM4_CH2	TIM4_CH3
	AF1	TIM1/2	TIM1_ETR			TIM2_CH1 /TIM2_ ETR_	TIM1_ CH2N_	TIM1_ CH3N_	-	TIM2_CH2	1		ı	-	,
	AF0	SYS	1	JTMS- SWDIO	JTCK- SWCLK	IGTY	ı	ı	,	JTDO/TR ACESWO	NJTRST	ı	ı	,	,
		Port	PA12	PA13	- PA14	PA15	PB0	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PB8
				A	Роц						a hoc	i			

\7/

DS11853 Rev 9 85/226

AF15 EVEN EVEN EVEN TOUT SYS UART7/ FMC/ SDMMC1/ OTG2_FS SDMMC1 _D5 FMC SDCKE0 FMC_ SDNWE OTG_ HS_DM OTG HS_ID FMC SDNE0 AF12 **AF11** OTG_HS_UL PI_NXT OTG_HS_UL PI_DIR SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS OTG_HS_ ULPI_STP SDMMC2_ D5 OTG_HS_ ULPI_D5 OTG_HS_ ULPI_D4 SDMMC2_ D0 OTG_HS_ ULPI_D3 OTG_HS_ ULPI_D6 SDMMC2_ D1 Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS TIM12_CH2 TIM12 CH1 CAN1_TX AF9 SAIZ/USART6 /UART4/5/7/8/ OTG1_FS ω, S, AF8 SAI2_F SPI2/I2S2/S PI3/I2S3/ USART1/2/3/ UART5 USART3_RT S USART3_CT S USART3_TX USART3_RX USART3_CK AF7 SPI2/12S2/ SPI3/12S3/ SPI3/12S3/ SAI1/ UART4 SAI1_SD_ A AF6 SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5 SPI2_NSS /I2S2_WS SPI2_SCK //2S2_CK SPI2_NSS /I2S2_WS SPI2_SCK //2S2_CK SPI2 MOSI/ I2S2_SD SPI2_ MOSI/ I2S2_SD SPI2_ MOSI/ I2S2_SD SPI2_ MISO_ SPI2_ MISO_ AF5 I2C1_SDA SCL 2C2_SDA I2C1/2/3/ USART1 AF4 12C2_ TIM8/9/10/11/ LPTIM1 TIM8_CH2N TIM11_CH1 TIM8_CH3N AF3 TIM4_CH4 TIM3/4/5 AF2 TIM2_CH3 TIM2_CH4 **TIM1/2** TIM1 BKIN TIM1 CH1N TIM1 CH2N TIM1 CH3N AF1 TRACED0 RTC_ REFIN AF0 sys PB15 PB12 PB13 PB14 PB11 PC1 PC2 PC3 PB9 Port Port B Port C



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/ FMC/ SDMMC1/ OTG2_FS	FMC_S DNE0	SDCKE0	SDMMC1 _D6	SDMMC1 _D7	SDMMC1 _D0	SDMMC1 _D1	SDMMC1 _D2	SDMMC1 _D3	SDMMC1 _CK	-	-	-
	AF11	SDMMC2	,	ı	1	,	1	1	1	1	ı	1	1	1
tinued)	AF10	SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS		ı	SDMMC2_ D6	SDMMC2_ D7		-	ı		ı		-	
ping (con	AF9	CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS	-	-	-	-	-	QUADSPI_ BK1_IO0	QUADSPI_ BK1_IO1	QUADSPI_ BK2_NCS	-	-	-	-
132F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAI2/USART6 /UART4/5/7/8/ OTG1_FS			USART6_TX	USART6_RX	USART6_CK		UART4_TX	UART4_RX	UART5_TX		-	
lternate fu	AF7	SP12/12S2/S P13/12S3/ USART1/2/3/ UART5	ı	1	,	,	UART5_RTS	UART5_CTS	USART3_TX	USART3_RX	USART3_CK	1	•	,
F723xx a	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4	-	-	1	I2S3_MCK	1	-	SPI3_SCK /I2S3_CK	SPI3_ MISO_	SPI3_ MOSI/ I2S3_SD	-	-	-
3 STM32	AF5	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	I2S1_MCK	ı	I2S2_MCK	ı	ı	I2S_CKIN	ı	ı	ı	ı	-	ı
722xx and	AF4	I2C1/2/3/ USART1	-	-	ı	ı	ı	I2C3_SDA	-	1	-	-	-	-
STN	AF3	TIM8/9/10/11/ LPTIM1			TIM8_CH1	TIM8_CH2	TIM8_CH3	TIM8_CH4			1		-	
Table 12.	AF2	TIM3/4/5	-		TIM3_CH1	тімз_сн2	тімз_снз	TIM3_CH4	-		-	-	-	-
	AF1	TIM1/2	-	-				-	-	-	-	-	-	-
	AF0	SYS	,	1			TRACED1	MC02	1		TRACED3		,	,
		Port	PC4	PC5	PC6	PC7	PC8	PC9	PC10	PC11	PC12	PC13	PC14	PC15
								0	Port					

47/

DS11853 Rev 9 87/226

AF15 EVEN EVEN EVEN EVEN TOUT EVEN EVEN TOUT EVEN EVEN TOUT EVEN FMC_A16/ FMC_CLE FMC_A17/ FMC_ALE UART7/ FMC/ SDMMC1/ OTG2_FS FMC_D15 SDMMC1 CMD FMC_CLK FMC_D13 FMC_D14 FMC_A18 FMC_NE1 FMC_D2 FMC_D3 FMC_D0 5 FMC_ NWAIT AF12 FMC_NOE_ FMC NWE FMC SDMMC2 _CK SDMMC2 _CMD **AF11** SAIZ_SCK_A SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS SAI2_SD_A SAI2_FS_ Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS QUADSPI_ BK1_I03 QUADSPI_ BK1_100 QUADSPI_ BK1_I01 CAN1_RX AF9 SAIZ/USART6 /UART4/5/7/8/ OTG1_FS RTS UART8_CTS UART5_RX UART8_ SPI2/I2S2/S PI3/I2S3/ USART1/2/3/ UART5 USART2_TX USART2_RX USART2_CK USART3_TX USART3_RX USART3_CK USART3_ CTS USART2_ RTS USART3_ RTS USART2_ CTS AF7 SPI2/12S2/ SPI3/12S3/ SPI3/12S3/ SAI1/ UART4 SAI1_SD_ AF6 SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5 SPI2_SCK //2S2_CK SPI3 MOSI/ I2S3_SD AF5 I2C1/2/3/ USART1 AF4 TIM8/9/10/11/ LPTIM1 LPTIM1 IN1 LPTIM1_ OUT TIM3_ETR TIM4 CH1 TIM4_CH2 TIM3/4/5 TIM4_CH3 TIM4_CH4 AF2 **TIM1/2** AF1 TRACED2 AF0 PD15 PD 10 PD12 PD13 PD14 PD11 PD0 PD1 PD2 PD3 PD7 PD9 PD4 Port Port D



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/ FMC/ SDMMC1/ OTG2_FS	FMC_ NBL0_	FMC_N BL1	FMC_A23	FMC_A19	FMC_A20	FMC_A21	FMC_A22	FMC_D4	FMC_D5	FMC_D6	FMC_D7	FMC_D8	FMC_D9	FMC_D10	FMC_D11	FMC_D12
	AF11	SDMMC2	-	-	-	-	-	-	-	-	-	-	-	-	-	1	-	
tinued)	AF10	SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS	SAIZ_MCK_		-				SAI2_MCK_ B	QUADSPI_ BK2_IO0	QUADSPI_ BK2_I01	QUADSPI_ BK2_102	QUADSPI_ BK2_IO3	SAIZ_SD_B	SAI2_SCK_B	SAI2_FS_B	SAIZ_MCK _B	•
ping (con	AF9	CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS	-	-	QUADSPI_ BK1_IO2	1	,	1	1	-	-	1	-	,	-	1	1	1
STM32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAI2/USART6 /UART4/5/7/8/ OTG1_FS	UART8_Rx	UART8_Tx	-	-	-	-	-	UART7_Rx	UART7_Tx	UART7_RTS	UART7_CTS	-	-	1	-	-
Iternate fu	AF7	SP12/12S2/S P13/12S3/ USART1/2/3/ UART5	-	-	-	-	-	-	-	-	-	-	-	-	-		-	-
-723xx a	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4	-	-	SAI1_ MCLK_A	SAI1_ SD_B	SAI1_ FS_A	SAI1_ SCK_A	SAI1_ SD_A	-	-	-	-	-	-	1	-	-
STM32	AF5	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	-	-	SPI4_SCK	1	SPI4_NSS	SP14_ MISO_	SPI4_ MOSI	-	-	1	-	SPI4_NSS	SPI4_SCK	SPI4_ MISO_	SPI4_ MOSI	1
722xx and	AF4	I2C1/2/3/ USART1		-	-			-		-	-		-	-	-			
	AF3	TIM8/9/10/11/ LPTIM1	LPTIM1_ETR	LPTIM1_IN2	-	,	,	TIM9_CH1	TIM9_CH2	-	-	,	-		-	1	,	
Table 12.	AF2	TIM3/4/5	TIM4_ETR	-	-	1	ı	1	1	-	-	1	-	ı	-	1	1	1
	AF1	TIM1/2	-	-	-	-	-	-	TIM1_ BKINZ	TIM1_ETR	TIM1_ CH1N	TIM1_CH1	TIM1_ CH2N_	TIM1_CH2	TIM1_ CH3N_	TIM1_CH3	TIM1_CH4	TIM1_ BKIN
	AF0	SYS		,	TRACECL K	TRACEDO	TRACED1	TRACED2	TRACED3		•	-	•			1	-	1
		Port	PE0	PE1	PE2	PE3	PE4	PE5	PE6	PE7	PE8	PE9	PE10	PE11	PE12	PE13	PE14	PE15
										∃ħ	ю4							

17/

DS11853 Rev 9 89/226

AF15 EVEN EVEN EVEN EVEN TOUT EVEN TOUT EVEN TOUT EVEN TOUT EVEN TOUT EVEN EVEN TOUT EVEN EVEN EVEN EVEN UART7/ FMC/ SDMMC1/ OTG2_FS FMC_ SDNRAS FMC_A6 FMC_A0 FMC_A1 FMC_A2 FMC_A3 FMC_A5 FMC_A7 FMC_A8 FMC_A9 FMC_A4 AF12 **AF11** SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS QUADSPI_ BK1_I01 QUADSPI_ BK1_IO0 S Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS QUADSPI_ BK1_I03 QUADSPI_ BK1_102 TIM13_CH1 TIM14_CH1 AF9 SAIZ/USART6 /UART4/5/7/8/ OTG1_FS UART7_RTS UART7_CTS UART7_Rx UART7_Tx SPI2/I2S2/S PI3/I2S3/ USART1/2/3/ UART5 AF7 SPI2/12S2/ SPI3/12S3/ SPI3/12S3/ SAI1/ UART4 SAI1_MCL K_B SAI1_SCK _B SAI1_SD _B SAI1_FS _B AF6 SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5 SPI5_NSS SPI5_SCK SPI5_ MISO_ SPI5_ MOSI AF5 I2C2_SCL 2C2_SDA 12C1/2/3/ USART1 I2C2_ SMBA AF4 TIM8/9/10/11/ LPTIM1 TIM11_CH1 TIM10_CH1 TIM3/4/5 AF2 **TIM1/2** AF1 AF0 PF13 PF15 PF10 PF12 PF11 PF14 PF0 PF2 Port Port F



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/ FMC/ SDMMC1/ OTG2_FS	FMC_A10	FMC_A11	FMC_A12	FMC_A13	FMC_A14/ FMC_BA0	FMC_A15/ FMC_BA1	-	FMC_INT	FMC_ SDCLK	FMC_NE2 /FMC_ NCE_	FMC_NE3		FMC_NE4	FMC_A24
	AF11	SDMMC2	-	-	-	-	-	-	-	-	-	SDMMC2 _D0	SDMMC2 _D1	1	SDMMC2 _D3	1
tinued)	AF10	SAIZ/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS		-	-				-		-	SAI2_FS_B	SAIZ_SD_B	SDMMC2_ D2		
ping (con	AF9	CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS	-	-	-	-	-	-	-	-	-	QUADSPI_ BK2_102	-		-	-
STM32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAI2/USART6 /UART4/5/7/8/ OTG1_FS	-	-	-	-	-	-	-	USART6_CK	USART6_RTS	USART6_RX		•	USART6_RTS	USART6_CTS
Iternate fu	AF7	SP12/12S2/S P13/12S3/ USART1/2/3/ UART5	-	-	-	-	-	-	-	-	-	-	•			-
F723xx a	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4		-	-	-	-	-	-	1	-	1	1	1	1	1
3 STM32	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	,	ı	1	ı	ı	ı	1	i	1	ı	ı	ı	ı	ı
722xx an	AF4	I2C1/2/3/ USART1		-	-	ı	ı									
	AF3	TIM8/9/10/11/ LPTIM1	-	-	-	-			-		-				LPTIM1_IN1	LPTIM1_ OUT
Table 12.	AF2	TIM3/4/5	,	1	1	1	1	1	1	ı	1	1	ı	ı	,	ı
	AF1	TIM1/2	ı	ı	1	ı	ı	ı	1	1	1	ı	1	ı	ı	1
	AF0	SYS	1	-	-	1	1	1	-	-	-	1	1	1	1	TRACEDO
		Port	PG0	PG1	PG2	PG3	PG4	PG5	PG6	о лоч РБ7	PG8	PG9	PG10	PG11	PG12	PG13
		Ä				<u></u>	<u></u>	<u></u>		5 род						

4

DS11853 Rev 9 91/226

AF15 EVEN TOUT EVEN EVEN EVEN EVEN TOUT EVEN EVEN TOUT EVEN TOUT EVEN EVEN EVEN EVEN EVEN TOUT EVEN TOUT EVEN EVEN UART7/ FMC/ SDMMC1/ OTG2_FS FMC_D19 FMC_ SDNCAS FMC SDCKE0 FMC_D16 FMC_D17 FMC_D18 FMC_D20 FMC_A25 FMC_ SDNWE FMC_D21 FMC SDCKE1 AF12 FMC_SDNE1 **AF11** SAIZ_MCK_ B SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS OTG_HS_ ULPI_NXT SAI2 SCK Table 12. STM32F722xx and STM32F723xx alternate function mapping (continued) CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS QUADSPI_ BK2_103 QUADSPI_ BK2_IO0_ QUADSPI_ BK2_I01 TIM12_CH1 TIM12_CH2 CAN1_TX AF9 SAIZ/USART6 /UART4/5/7/8/ OTG1_FS USART6_CTS USART6_TX UART4_TX SPI2/I2S2/S PI3/I2S3/ USART1/2/3/ UART5 AF7 SPI2/12S2/ SPI3/12S3/ SPI3/12S3/ SAI1/ UART4 AF6 SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5 SPI5_NSS SPI5_SCK SPI5_ MISO_ AF5 I2C3_SMB A I2C2_SDA 12C1/2/3/ USART1 SCL I2C3_SCL 2C3_SDA I2C2_ SMBA AF4 12C2 TIM8/9/10/11/ LPTIM1 LPTIM1_ETR NZ NZ TIM8_CH1N LPTIM1 TIM5_CH2 TIM5_CH3 TIM3/4/5 TIM5_CH1 AF2 **TIM1/2** AF1 TRACED1 AF0 sys PG14 PG15 PH10 PH12 PH13 PH11 뭂 PH2 PH3 PH4 PH5 PH7 PH9 FH. Port Port G Н роч



	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/ FMC/ SDMMC1/ OTG2_FS	FMC_D22	FMC_D23	FMC_D24	FMC_D25	FMC_D26	FMC_D27	FMC_2NBL	FMC_NBL	FMC_D28	FMC_D29	-	FMC_D30	FMC_D31
	AF11	SDMMC2	-	-	-	-	-	-	-	-	-	-	-	-	-
tinued)	AF10	SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS			•				SAI2_MCK_	SAI2_SCK_A	SAI2_SD_A	SAI2_FS_A			-
ping (con	AF9	CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS	CAN1_RX	-	-	-	-	-	-	-	-	-	-	CAN1_RX	-
M32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAI2/USART6 /UART4/5/7/8/ OTG1_FS	UART4_RX		ı					ı	-	1		UART4_RX	
lternate fu	AF7	SP12/12S2/S P13/12S3/ USART1/2/3/ UART5	-	-	-	-	-	ı	-	-	-	-	-	-	-
F723xx a	AF6	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4	-	-	-	-	-	-	-	-	-	-	-	-	-
STM32	AF5	SP11/12S1/ SP12/12S2/ SP13/12S3/ SP14/5	-	-	SPI2_NSS /I2S2_WS	SPIZ_SCK /I2S2_CK	SPI2_MIS	SPI2_MO SI/12S2_S D	-	-	-	-	-	-	-
722xx and	AF4	I2C1/2/3/ USART1									-	-			-
STI	AF3	TIM8/9/10/11/ LPTIM1	TIM8_CH2N	TIM8_CH3N		TIM8_BKIN2	TIM8_CH4	TIM8_ETR	TIM8_BKIN	TIM8_CH1	TIM8_CH2	TIM8_CH3	1	1	-
Table 12.	AF2	TIM3/4/5	1	1	TIM5_CH4	-	1	1	1	-	-	-	-	1	-
	AF1	TIM1/2	ı	ı	ı	ı	ı	ı	ı	ı	1	ı	ı	ı	1
	AF0	SYS	1	ı	ı	ı	ı	ı	ı	1	1	ı	ı	ı	1
		Port	PH14	PH15	PIO	PI1	PI2	PI3	P14	PIS	PI6	PI7	P18	P19	P110
			НŦ	юЧ						Port					



DS11853 Rev 9

93/226

	AF15	SYS	EVEN	EVEN	EVEN	EVEN	EVEN
	AF12	UART7/ FMC/ SDMMC1/ OTG2_FS	-	-	-	-	-
	AF11	SDMMC2	-	-	-	-	-
tinued)	AF10	SAI2/ QUADSPI/ SDMMC2/ OTG2_HS/ OTG1_FS	OTG_HS_UL JU_RHS_UL	-	-	-	-
ping (con	AF9	CAN1/ TIM12/13/14 /QUADSPI/ FMC/ OTG2_HS	-	-	-	-	-
M32F722xx and STM32F723xx alternate function mapping (continued)	AF8	SAI2/USART6 /UART4/5/7/8/ OTG1_FS					1
Iternate fu	AF7	SP12/12S2/S P13/12S3/ USART1/2/3/ UART5	-		-	-	1
F723xx a	94V	SP12/12S2/ SP13/12S3/ SP13/12S3/ SA11/ UART4	-	-	-	-	-
3 STM32	AF5	SPI1/I2S1/ SPI2/I2S2/ SPI3/I2S3/ SPI4/5	-	-	-	-	-
722xx and	AF4	I2C1/2/3/ USART1	,	ı		1	1
STM32F7	AF3	TIM8/9/10/11/ LPTIM1	1	1	-	1	1
Table 12. STI	AF2	TIM3/4/5	ı	ı	ı	ı	٠
	AF1	TIM1/2	-	-	-	-	-
	AF0	SYS	,	,	,	,	-
		Port	PI11	P112	P113	P114	P115
					Port I		



5 Memory mapping

Refer to the product line reference manual for details on the memory mapping as well as the boundary addresses for all peripherals.



DS11853 Rev 9 95/226

6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on T_A = 25 °C, V_{DD} = 3.3 V (for the 1.7 V \leq V_{DD} \leq 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean±2σ).

6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 26.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 27*.



6.1.6 Power supply scheme

Backup circuitry (OSC32K,RTC, ower switch VBAT = Wakeup logic Backup registers, backup RAM) 1.65 to 3.6V Ю GP I/Os Logic V_{DDS}DMMC V_{DDSDMMC} 100 nF PG[9..12], PD[6,<u>7]</u> Ю Logic Kernel logic (CPU, digital 2 × 2.2 µF & RAM) V_{DD} 1/2/...11/12 Voltage regulator 12 × 100 nF + 1 × 4.7 μF BYPASS_REG Flash memory V_{DDUSB} $V_{\rm DDUSB}$ OTG FS PHY 100 nF Reset PDR_ON controller V_{DDA} VREF V_{REF+} Analog: RCs, PLI 100 nF 100 nF V_{REF}-ADC V_{SSA} MSv42076V2

Figure 28. STM32F722xx power supply scheme

- The two 2.2 µF ceramic capacitors must be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 2. The 4.7 μF ceramic capacitor must be connected to one of the VDD pin.
- 3. $V_{DDA} = V_{DD}$ and $V_{SSA} = V_{SS}$.




Figure 29. STM32F723xx power supply scheme

1. In all the packages (except LQFP100), the V_{DDUSB} allows supplying the PHY FS in PA11/PA12 and the PHY HS on PB14/PB15. In the LQFP100, the PHY HS on PB14/PB15 is supplied by $V_{DDPHYHS}$.

- 2. The two 2.2 μ F ceramic capacitors must be replaced by two 100 nF decoupling capacitors when the voltage regulator is OFF.
- 3. The $4.7 \mu F$ ceramic capacitor must be connected to one of the VDD pin.
- 4. $V_{DDA} = V_{DD}$ and $V_{SSA} = V_{SS}$.

Caution:

Each power supply pair (such as V_{DD}/V_{SS} or V_{DDA}/V_{SSA}) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filtering capacitors to reduce PCB size or cost. This may cause incorrect operation of the device.

6.1.7 Current consumption measurement

IDD_VBAT VBAT VDDA

Figure 30. Current consumption measurement scheme

6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 13: Voltage characteristics*, *Table 14: Current characteristics*, and *Table 15: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. The device mission profile (application conditions) is compliant with JEDEC JESD47 Qualification Standard. Extended mission profiles are available on demand.

Symbol Ratings Min Max Unit External main supply voltage (including V_{DDA} , V_{DD} $V_{DD}-V_{SS}$ -0.34.0 V_{BAT} , V_{DDUSB} , $V_{DDPHYHS}$ and $V_{DDSDMMC}$) Input voltage on FT pins(2) V_{DD}+4.0 $V_{SS} - 0.3$ ٧ $V_{SS} - 0.3$ Input voltage on TTa pins 4.0 V_{IN} $V_{SS} - 0.3$ Input voltage on any other pin 4.0 Input voltage on BOOT pin 9.0 V_{SS}

Table 13. Voltage characteristics

4

DS11853 Rev 9 99/226

Symbol	Ratings	Min	Max	Unit
$ \Delta V_{DDx} $	Variations between different V _{DD} power pins	-	50	mV
$ V_{SSX} - V_{SS} $	Variations between all the different ground pins ⁽³⁾	-	50	IIIV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Sectio Absolute n ratings (ele sensitivity)	naximum ectrical	-

Table 13. Voltage characteristics (continued)

- All main power (V_{DD}, V_{DDA}, V_{DDSDMMC}, V_{DDPHYHS}, V_{DDUSB}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.
- V_{IN} maximum value must always be respected. Refer to Table 14 for the values of the maximum allowed injected current.
- 3. Include VREF- pin.

Table 14. Current characteristics

Symbol	Ratings	Max.	Unit
ΣI_{VDD}	Total current into sum of all V _{DD_x} power lines (source) ⁽¹⁾	300	
Σ I _{VSS}	Total current out of sum of all V _{SS_x} ground lines (sink) ⁽¹⁾	- 300	
Σ I _{VDDUSB}	Total current into V _{DDUSB} power line (source)	25	
Σ I _{VDDSDMMC}	Total current into V _{DDSDMMC} power line (source)	60	
I _{VDD}	Maximum current into each V _{DD_x} power line (source) ⁽¹⁾	100	
I _{VDDSDMMC}	Maximum current into V _{DDSDMMC} power line (source): PG[12:9], PD[7:6]	100	
I _{VSS}	Maximum current out of each V _{SS_x} ground line (sink) ⁽¹⁾	- 100	
	Output current sunk by any I/O and control pin	25	mA
l _{IO}	Output current sourced by any I/Os and control pin	- 25	
	Total output current sunk by sum of all I/O and control pins (2)	120	
ΣI_{IO}	Total output current sunk by sum of all USB I/Os	25	
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	- 120	
	Injected current on FT, FTf, RST and B pins (3)	- 5/+0	
I _{INJ(PIN)}	Injected current on TTa pins ⁽⁴⁾	±5	
$\Sigma I_{\text{INJ(PIN)}}^{(4)}$	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	±25	

- All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the permitted range.
- This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.
- Positive injection is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
- A positive injection is induced by V_{IN} > V_{DDA} while a negative injection is induced by V_{IN} < V_{SS}. I_{INJ(PIN)} must never be exceeded. Refer to *Table 13: Voltage characteristics* for the values of the maximum allowed input voltage.
- When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values).



Table 15. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	- 65 to +150	°C
T _J	Maximum junction temperature	125	C

6.3 Operating conditions

6.3.1 General operating conditions

Table 16. General operating conditions

Symbol	Parameter	Conditions ⁽¹⁾		Min	Тур	Max	Unit
		Power scale 3 (VOS[1:0] bits i PWR_CR register = 0x01), reg ON, over-drive OFF		0	-	144	
	Internal AHB clock frequency	Power scale 2 (VOS[1:0] bits in PWR CR register = 0x10),	Over- drive OFF	0	-	168	
f _{HCLK}	Internal AHB clock frequency	Regulator ON	Over- drive ON	U	- 180 - 180 - 216 ⁽²⁾ - 45 - 54 - 90		
		Power scale 1 (VOS[1:0] bits in PWR_CR register= 0x11),	Over- drive OFF	0	-	180	MH z
		Regulator ON	Over- drive ON	U	-	216 ⁽²⁾	
f=a,	Internal APB1 clock frequency	Over-drive OFF		0	-	45	
f _{PCLK1}	The mar Ar Dr Glock frequency	Over-drive ON		0	-	54	
f _{PCLK2}	Internal APB2 clock frequency	Over-drive OFF		0	-	90	
PCLK2	The marking be stock frequency	Over-drive ON		0	-	108	

Table 16. General operating conditions (continued)

Symbol	Parameter	Conditions ⁽¹⁾	Min	Тур	Max	Unit
V_{DD}	Standard operating voltage	-	1.7 ⁽³⁾	-	3.6	
V _{DDA} ⁽⁴⁾⁽⁵⁾	Analog operating voltage (ADC limited to 1.2 M samples)	Must be the same potential as $V_{DD}^{(6)}$	1.7 ⁽³⁾	-	2.4	
VDDA'	Analog operating voltage (ADC limited to 2.4 M samples)	Must be the same potential as V _{DD}	2.4	1	3.6	
.,	USB supply voltage (supply	USB not used	1.7	3.3	3.6	
V _{DDUSB}	voltage for PA11,PA12, PB14 and PB15 pins)	USB used	3.0	-	3.6	٧
.,	USB PHY HS supply voltage in	USB PHY HS not used	1.7	3.3	3.6	
V _{DDSPHYHS}	the STM32F723 LQFP100 (supply voltage for PB14 and PB15)	USB PHY HS used	3.0	-	3.6	
V _{BAT}	Backup operating voltage	-	1.65	-	3.6	
V _{DDSDMMC}	SDMMC2 supply voltage (supply voltage for PG[12:9] and PD6 pins)	It can be different from V _{DD}	1.7	-	3.6	
		Power scale 3 ((VOS[1:0] bits in PWR_CR register = 0x01), 144 MHz HCLK max frequency	1.08	1.14	1.20	
	Regulator ON: 1.2 V internal voltage on V _{CAP_1} /V _{CAP_2} pins	Power scale 2 ((VOS[1:0] bits in PWR_CR register = 0x10), 168 MHz HCLK max frequency with over-drive OFF or 180 MHz with over-drive ON	1.20	1.26	1.32	
V ₁₂		Power scale 1 ((VOS[1:0] bits in PWR_CR register = 0x11), 180 MHz HCLK max frequency with over-drive OFF or 216 MHz with over-drive ON	1.26	1.32	1.40	V
	Regulator OFF: 1.2 V external	Max frequency 144 MHz	1.10	1.14	1.20	
	voltage must be supplied from external regulator on	Max frequency 168MHz	1.20	1.26	1.32	
	V _{CAP_1} /V _{CAP_2} pins ⁽⁷⁾	Max frequency 180 MHz	1.26	1.32	1.38	
	Input voltage on RST and FT	2 V ≤V _{DD} ≤3.6 V	- 0.3	-	5.5	
	pins ⁽⁸⁾	V _{DD} ≤2 V	- 0.3	-	5.2	
V _{IN}	Input voltage on TTa pins	-	- 0.3	-	V _{DDA} + 0.3	
	Input voltage on BOOT pin	-	0	_	9	



Conditions⁽¹⁾ **Symbol Parameter** Min Тур Unit Max LQFP64 881 LQFP100 1117 WLCSP100 558 Power dissipation at T_A = 85 °C for suffix 6 or $T_A = 105$ °C for suffix $7^{(9)}$ P_D LQFP144 1587 mW LQFP176 1869 UFBGA144 476 UFBGA176 485 Maximum power dissipation -4085 Ambient temperature for 6 suffix °C version Low power dissipation⁽¹⁰⁾ - 40 105 TΑ Maximum power dissipation **-** 40 105 Ambient temperature for 7 suffix °C version Low power dissipation⁽¹⁰⁾ -40125 6 suffix version - 40 105 °C TJ Junction temperature range 7 suffix version - 40 125

Table 16. General operating conditions (continued)

- 1. The over-drive mode is not supported at the voltage ranges from 1.7 to 2.1 V.
- 2. 216 MHz maximum frequency for 6 suffix version (200 MHz maximum frequency for 7 suffix version).
- V_{DD}/V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 4. When the ADC is used, refer to Table 67: ADC characteristics.
- 5. If VREF+ pin is present, it must respect the following condition: $V_{DDA} V_{REF+} < 1.2 \text{ V}$.
- 6. It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and power-down operation.
- 7. The over-drive mode is not supported when the internal regulator is OFF.
- 8. To sustain a voltage higher than V_{DD} + 0.3, the internal pull-up and pull-Down resistors must be disabled.
- 9. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_{Jmax} .
- 10. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_{Jmax} .

Table 17. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum HCLK frequency vs Flash memory wait states (1)(2)	I/O operation	Possible Flash memory operations
V _{DD} =1.7 to 2.1 V ⁽³⁾	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	No I/O compensation	8-bit erase and program operations only
V _{DD} = 2.1 to 2.4 V	Conversion time up to 1.2 Msps	22 MHz	Hz states and over-drive No I/O		16-bit erase and program operations



DS11853 Rev 9

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum HCLK frequency vs Flash memory wait states (1)(2)	I/O operation	Possible Flash memory operations
V _{DD} = 2.4 to 2.7 V	Conversion time up to 2.4 Msps	24 MHz	216 MHz with 8 wait states and over-drive ON	I/O compensation works	16-bit erase and program operations
$V_{DD} = 2.7 \text{ to}$ 3.6 $V^{(4)}$	Conversion time up to 2.4 Msps	30 MHz	216 MHz with 7 wait states and over-drive ON	I/O compensation works	32-bit erase and program operations

Table 17. Limitations depending on the operating power supply range (continued)

- Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.
- 2. Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states given here does not impact the execution speed from Flash memory since the ART accelerator or L1-cache is used to achieve a performance equivalent to 0-wait state program execution.
- 3. V_{DD}/V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- The voltage range for USB full speed PHYs can drop down to 2.7 V. However the electrical characteristics of D- and D+ pins are degraded between 2.7 and 3 V.

6.3.2 VCAP1/VCAP2 external capacitor

Stabilization for the main regulator is achieved by connecting an external capacitor C_{EXT} to the VCAP1/VCAP2 pins. C_{EXT} is specified in *Table 18*.

Note: The VCAP2 pin is not available on the LQFP64 package.

Figure 31. External capacitor C_{EXT}

C

ESR

R Leak

MS19044V2

1. Legend: ESR is the equivalent series resistance.

Table 18. VCAP1/VCAP2 operating conditions⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	2.2 µF
ESR	ESR of external capacitor	< 2 Ω

1. When bypassing the voltage regulator, the two 2.2 μ F V_{CAP} capacitors are not required and should be replaced by two 100 nF decoupling capacitors.

_y/

Table 19. VCAP1 operating conditions in the LQFP64 package⁽¹⁾

Symbol	Parameter	Conditions
CEXT	Capacitance of external capacitor	4.7 μF
ESR	ESR of external capacitor	between 0.1 Ω and 0.2 Ω

When bypassing the voltage regulator, the 4.7 μF V_{CAP} capacitor is not required and should be replaced by two 100 nF decoupling capacitors.

6.3.3 Operating conditions at power-up/power-down (regulator ON)

Subject to general operating conditions for T_A.

Table 20. Operating conditions at power-up/power-down (regulator ON)

Symbol	Parameter	Min	Max	Unit
	V _{DD} rise time rate	20	8	µs/V
t _{VDD}	V _{DD} fall time rate	20	8	μο/ ν

6.3.4 Operating conditions at power-up/power-down (regulator OFF)

Subject to general operating conditions for T_A.

Table 21. Operating conditions at power-up/power-down (regulator OFF)⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
+	V _{DD} rise time rate	Power-up	20	∞	
t _{VDD}	V _{DD} fall time rate	Power-down	20	∞	us/V
+	V _{CAP_1} and V _{CAP_2} rise time rate	Power-up	20	∞	μ5/ ν
t _{VCAP}	V _{CAP_1} and V _{CAP_2} fall time rate	Power-down	20	∞	

^{1.} To reset the internal logic at power-down, a reset must be applied on pin PA0 when V_{DD} reaches below 1.08 V.

6.3.5 Reset and power control block characteristics

The parameters given in *Table 22* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 22. Reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		PLS[2:0]=000 (rising edge)	2.09	2.14	2.19	V
	PLS[2:0]=000 (falling edge)		1.98	2.04	2.08	V
		PLS[2:0]=001 (rising edge)	2.23	2.30	2.37	V
		PLS[2:0]=001 (falling edge)	2.13	2.19	2.25	V
		PLS[2:0]=010 (rising edge)	2.39	2.45	2.51	V
		PLS[2:0]=010 (falling edge)	2.29	2.35	2.39	V
		PLS[2:0]=011 (rising edge)	2.54	2.60	2.65	V
Programmable voltage detector level selection PLS[2:0]=011 (falling edge) 2.44 2.51 2.5 PLS[2:0]=100 (rising edge) 2.70 2.76 2.5 PLS[2:0]=100 (falling edge) 2.59 2.66 2.5 PLS[2:0]=101 (rising edge) 2.86 2.93 2.5 PLS[2:0]=101 (falling edge) 2.65 2.84 2.5 PLS[2:0]=110 (rising edge) 2.96 3.03 3.5 PLS[2:0]=110 (falling edge) 2.85 2.93 2.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0]=111 (rising edge) 3.07 3.14 3.5 PLS[2:0	2.51	2.56	V			
	2.82	V				
		PLS[2:0]=100 (falling edge)	2.59	2.66	2.71	V
		PLS[2:0]=101 (rising edge)	2.86	2.93	2.99	V
		PLS[2:0]=101 (falling edge)	2.65	2.84	2.92	V
		PLS[2:0]=110 (rising edge)	2.96	3.03	3.10	V
		PLS[2:0]=110 (falling edge)	2.85	2.93	2.99	V
		PLS[2:0]=111 (rising edge)	3.07	3.14	3.21	V
		PLS[2:0]=111 (falling edge)	2.95	3.03	3.09	V
V _{PVDhyst} ⁽¹⁾	PVD hysteresis	-	-	100	-	mV
	Power-on/power-down	Falling edge	1.60	1.68	1.76	V
V _{POR/PDR}	reset threshold	Rising edge	1.64	1.72	1.80	V
V _{PDRhyst} ⁽¹⁾	PDR hysteresis	-	-	40	-	mV
\/	Brownout level 1	Falling edge	2.13	2.19	2.24	V
V_{BOR1}	threshold	Rising edge	2.23	2.29	2.33	V
\/	Brownout level 2	Falling edge	2.44	2.50	2.56	V
V_{BOR2}	threshold	Rising edge	2.53	2.59	2.63	V
V	Brownout level 3	Falling edge	2.75	2.83	2.88	V
V_{BOR3}	threshold	Rising edge	2.85	2.92	2.97	V
V _{BORhyst} ⁽¹⁾	BOR hysteresis	-	-	100	-	mV
T _{RSTTEMPO}	POR reset temporization	-	0.5	1.5	3.0	ms



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{RUSH} ⁽¹⁾	InRush current on voltage regulator power- on (POR or wakeup from Standby)	-	-	160	250	mA
E _{RUSH} ⁽¹⁾	InRush energy on voltage regulator power- on (POR or wakeup from Standby)	V_{DD} = 1.7 V, T_{A} = 105 °C, I_{RUSH} = 171 mA for 31 µs	1	-	5.4	μC

Table 22. Reset and power control block characteristics (continued)

6.3.6 Over-drive switching characteristics

When the over-drive mode switches from enabled to disabled or disabled to enabled, the system clock is stalled during the internal voltage set-up.

The over-drive switching characteristics are given in *Table 23*. They are sbject to general operating conditions for T_A .

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Tod_swen		HSI	-	45	-	
	Over_drive switch enable time	HSE max for 4 MHz and min for 26 MHz	45	-	100	
		External HSE 50 MHz	-	40	-	116
		HSI	-	20	-	μs
Tod_swdis	Over_drive switch disable time	HSE max for 4 MHz and min for 26 MHz.	20	-	80	
		External HSE 50 MHz	-	15	-	

Table 23. Over-drive switching characteristics⁽¹⁾

6.3.7 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in *Figure 30: Current consumption measurement scheme*.

All the run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to CoreMark code.

4

DS11853 Rev 9 107/226

^{1.} Guaranteed by design.

^{2.} The reset temporization is measured from the power-on (POR reset or wakeup from V_{BAT}) to the instant when first instruction is read by the user application code.

^{1.} Guaranteed by design.

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load).
- All peripherals are disabled except if it is explicitly mentioned.
- The Flash memory access time is adjusted both to f_{HCLK} frequency and V_{DD} range (see *Table 17: Limitations depending on the operating power supply range*).
- When the regulator is ON, the voltage scaling and over-drive mode are adjusted to f_{HCLK} frequency as follows:
 - Scale 3 for f_{HCLK} ≤ 144 MHz
 - Scale 2 for 144 MHz < f_{HCLK} ≤ 168 MHz
 - Scale 1 for 168 MHz < f_{HCLK} ≤ 216 MHz. The over-drive is only ON at 216 MHz.
- When the regulator is OFF, the V12 is provided externally as described in *Table 16:* General operating conditions:
- The system clock is HCLK, f_{PCLK1} = f_{HCLK}/4, and f_{PCLK2} = f_{HCLK}/2.
- External clock frequency is 25 MHz and PLL is ON when f_{HCLK} is higher than 25 MHz.
- The typical current consumption values are obtained for 1.7 V \leq V_{DD} \leq 3.6 V voltage range and for T_A= 25 °C unless otherwise specified.
- The maximum values are obtained for 1.7 V \leq V_{DD} \leq 3.6 V voltage range and a maximum ambient temperature (T_A) unless otherwise specified.
- For the voltage range 1.7 V \leq V_{DD} \leq 3.6 V, the maximum frequency is 180 MHz.

Table 24. Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON

Symbol	Parameter	Conditions	f _{HCLK} (MHz) Typ		Unit				
Syllibol	Parameter		Conditions	Conditions	HCLK (MITZ)	тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C
			216	156	170 ⁽⁴⁾	180 ⁽⁴⁾	200		
			200	144	154	164.6	183		
			180	127	134 ⁽⁴⁾	143 ⁽⁴⁾	158 ⁽⁴⁾		
		All peripherals enabled ⁽²⁾⁽³⁾	168	113	119	127.4	141		
		Gridalisa	144	86	96	112.6	126		
			60	41	44	52.8	65		
	Supply cur-		25	22	24	33.5	45	m A	
I _{DD}	rent in Run mode		216	99	110 ⁽⁴⁾	119.6 ⁽⁴⁾	138.5	mA	
			200	92	102	113.1	132		
			180	81	90 ⁽⁴⁾	96.7 ⁽⁴⁾	125 ⁽⁴⁾		
			168	72	78	86.5	100.1		
			144	55	61	77.1	90.8		
			60	24	25	38.5	50.3		
			25	12	13	26.3	38.1		

Guaranteed by characterization results.



- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.
- When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.
- 4. Guaranteed by test in production.

Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator ON

Cumbal	Parameter	Conditions	£ (MU-)	Turn		Max ⁽¹⁾		
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	Unit
			216	155.3	164	175.8	185	
			200	144.7	153.6	165.2	176	
			180	127.3	135	143.5	154	
		All peripherals enabled ⁽²⁾⁽³⁾	168	113.1	119.1	127.8	138	
		0.100.00	144	86.9	91.6	99.5	110	
			60	41.2	43.6	53.1	64	
	Supply cur- rent in Run		25	21.7	24	33.6	43.8	mΛ
I _{DD}	mode		216	90	106	120.4	130	mA
			200	84	99	113.8	124	
			180	74	86.6	97.3	107	
		All peripherals disabled ⁽³⁾	168	66	76	87	97	
			144	51	59	68.2	78	
			60	23	27	38.8	49	
			25	11	13.6	26.4	36.8	

^{1.} Guaranteed by characterization results.

47/

DS11853 Rev 9 109/226

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or SRAM on AXI (L1-cache disabled), regulator ON

Cymhal	Doromotor	Canditions	£ (MILI_)	Turn		Max ⁽¹⁾		- Unit					
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit					
			216	129.3	137.6	162.8	173						
			200	122	128	153.2	163.3						
			180	108	117	136.4	146						
		All peripherals enabled ⁽²⁾⁽³⁾	168	99	104.5	122.3	132						
		01101010	144	80	84.7	99.3	109.2						
			60	42	45	59.5	70						
	Supply cur- rent in Run		25	23	23.4	37.8	48	mΛ					
I _{DD}	mode		216	73.3	82.3	107.4	119	IIIA					
			200	70	77	101.8	113.5						
			180	62	71	90.2	101						
		All peripherals disabled ⁽³⁾	168	59	63.6	81.4	92.1						
		144 49 53.3 67.9	disabled.	79									
			60	26	31	45.1	56						
									25	14	16	30.6	41.2

^{1.} Guaranteed by characterization results.

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 27. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory on ITCM interface (ART disabled), regulator ON

Cumahad	Downstan	Conditions	£ (NALL-)	Time		Max ⁽¹⁾		- Unit						
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 25 °C	TA=85 °C	TA=105 °C	Unit						
			216	138	151	174.7	184							
			200	133	141	164.3	174							
			180	110	131	149.2	159							
		All peripherals enabled ⁽²⁾⁽³⁾	168	99	117	134	144							
		0.100.00	144	79	98	111.7	121							
			60	49	53	64	75							
	Supply cur- rent in Run		25	27	30	38.3	48	m ^						
I _{DD}	mode		216	82	96	119.5	131	IIIA						
			200	81	89	113.1	124							
			180	65	85	103.1	114							
		All peripherals disabled ⁽³⁾	168	58	76	93.2	104							
			144	48	80.4	91	1							
			60	33	36	49.7	7 60							
			_						25	18	21	31.1	41	

^{1.} Guaranteed by characterization results.

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 28. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1-cache ON) or SRAM on AXI (L1-cache ON), regulator OFF

				T.				Max	(1)			- 1
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 2	5 °C	TA= 8	5 °C	142 2 130 2 103 2 60 2 40 2	Unit		
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD	
			180	112	1.4	120	2	132.7	2	142	2	
			168	110	1.4	106.4	2	118.7	2	130	2	
		All peripherals enabled ⁽²⁾⁽³⁾	144	78	1.3	82.5	2	93.6	2	103	2	
	Supply cur-		60	37	1.1	37.6	2	49.3	2	60	2	
IDD12/	rent in Run mode from		25	19	1.1	18.5	2	30.4	2	1DD12 IDD 142 2 130 2 103 2 60 2 40 2 99 2 90 2 74 2 45 2	mΛ	
IDD	V_{12} and V_{DD}		180	74	1.4	78	2	89.3	2	99	2	IIIA
	supplies		168	64	1.4	68	2	80.1	2	90	2	
		All peripherals disabled ⁽³⁾	144	51	1.3	54	2	63.5	2	74	2	
			60	22	1.1	24	2	35.2	2	45	2	
			25	10	1.2	12	2	23.2	2	35	2	

^{1.} Guaranteed by characterization results.

47/

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

Table 29. Typical and maximum current consumption in Sleep mode, regulator ON

Cumbal	Parameter	Conditions	£ (MILI-)	Tun		Max ⁽¹⁾		- Unit		
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Тур	TA= 25 °C	TA=85 °C	128.3 122.6 120 ⁽³⁾ 92.7 73.6 49 38.8 62.2 61.2 48 ⁽³⁾ 43.9 36.3 32.3	Unit		
			216	82	96 ⁽³⁾	109.3 ⁽³⁾	128.3			
			200	77	84	103.4	122.6			
			180	67	72 ⁽³⁾	88.3 ⁽³⁾	120 ⁽³⁾			
		All peripherals enabled ⁽²⁾	168	60	64	78.9	92.7			
		GHADIEU. /	144	46	49	61.8	73.6			
	Commission		60	24	26	37.2	49			
	Supply cur- rent in		25	14	16	27	38.8] _m ^		
I _{DD}	Sleep mode		216	24	28 ⁽³⁾	42.9 ⁽³⁾	3) 128.3 122.6 120 ⁽³⁾ 92.7 73.6 49 38.8 0) 62.2 61.2 0) 48 ⁽³⁾ 43.9 36.3	mA		
	mode		200	22	26	41.9	61.2			
			180	19	21 ⁽³⁾	33.2 ⁽³⁾	48 ⁽³⁾			
		All peripherals disabled			168	17	19	30.1	43.9	
			144	13	15	24.6	36.3			
			60 7	9	20.5	32.3				
				25	5	7	18.8	30.6		

^{1.} Guaranteed by characterization results.

Table 30. Typical and maximum current consumption in Sleep mode, regulator OFF

				Tva	_			Max	(1)			Unit
Symbol	Parameter	Conditions	f _{HCLK} (MHz)	Туј	þ	TA= 2	5 °C	TA= 8	5 °C	TA= 10	05 °C IDD 2 2 2 2 2 2 2 2 2	Unit
				IDD12	IDD	IDD12	IDD	IDD12	IDD	IDD12	IDD	
			180	62	1.3	67.5	2	84.4	2	95	2	
		168	55	1.3	59.8	2	75.4	2	86	2		
		All peripherals enabled ⁽²⁾	144	43	1.3	46.3	2	59.6	2	70	2	
	Supply current		60	22	1	24	2	35.8	2	46	2	
IDD12/	Supply current in Run mode		25	13	1	15	2	25.8	2	36	2 2 2 2 2 2 2 2 2 2 2	mΛ
IDD	from V ₁₂ and V _{DD} supplies		180	17	1.3	19	2	31.4	2	42	2	
	VDD supplies		168	15	1.3	17	2	28.4	2	40	2	
		All peripherals disabled	144	12	1.2	14	2	23.2	2	33	2	
			60	5	1	6	2	19.3	2	29	2	
			25	3	1	4	2	17.6	2	28	2	



DS11853 Rev 9

113/226

^{2.} When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

^{3.} Guaranteed by test in production.

- 1. Guaranteed by characterization results.
- 2. When analog peripheral blocks such as ADCs, DACs, HSE, LSE, HSI, or LSI are ON, an additional power consumption should be considered.

Table 31. Typical and maximum current consumptions in Stop mode

			Тур		Max ⁽¹⁾			
Symbol	Parameter	Conditions	тур	V	_{DD} = 3.6	٧	Unit	
			T _A = 25 °C	T _A = 25 °C	$V_{DD} = 3.6 V$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 25 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$ $T_{A} = \begin{array}{ccc} T_{A} = \\ 105 \text{ °C} \end{array}$			
	10	Flash memory in Stop mode, all oscillators OFF, no IWDG	0.45	2	12	22		
laa	Run mode	Flash memory in Deep power down mode, all oscillators OFF	0.4	2	12	22		
IDD_STOP_NM (normal mode)	Supply current in Stop	Flash memory in Stop mode, all oscillators OFF, no IWDG	0.32	1.5	10	T _A = 105 °C 22 22 18 18 18		
	mode, main regulator in low-power mode	Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.27	1.5	10		mA	
I _{DD_STOP_UDM} (under-drive		Regulator in Run mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.15	0.8	5	7		
mode)	low-voltage and under- drive modes	Regulator in Low-power mode, Flash memory in Deep power down mode, all oscillators OFF, no IWDG	0.1	0.7	4	7		

^{1.} Data based on characterization, tested in production.

Table 32. Typical and maximum current consumptions in Standby mode

				Typ ⁽¹⁾			Max ⁽²⁾		Unit
Symbol	Parameter	Conditions	Т	_A = 25 °	С	T _A = 25 °C	T _A = 85 °C	T _A = 105 °C	
			V _{DD} = 1.7 V	V _{DD} = 2.4 V	V _{DD} = 3.3 V	V _{DD} = 3.3 V			
		Backup SRAM OFF, RTC and LSE OFF	1.09	1.13	1.4	4	27	55	
		Backup SRAM ON, RTC and LSE OFF	1.85	1.88	2.17	5	30	60	
		Backup SRAM OFF, RTC ON and LSE in low drive mode	1.65	1.86	2.43	7	47	95.5	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	1.67	1.88	2.46	7	47.5	97	
lee erev	Supply current in Standby	Backup SRAM OFF, RTC ON and LSE in medium high drive mode	1.8	2.01	2.61	7.5	50.5	102.5	
מטי",	mode	Backup SRAM OFF, RTC ON and LSE in high drive mode	1.92	2.13	2.73	8	53	107	μΑ
		Backup SRAM ON, RTC ON and LSE in low drive mode	2.39	2.6	3.23	9	62	127	
		Backup SRAM ON, RTC ON and LSE in medium low drive mode	2.41	2.64	3.25	9	63	128	
		Backup SRAM ON, RTC ON and LSE in medium high drive mode	2.67	2.89	2.53	10	68	139	
		Backup SRAM ON, RTC ON and LSE in high drive mode	2.68	2.9	3.51	10	68	138	

^{1.} PDR is OFF for V_{DD} =1.7V. When the PDR is OFF (internal reset OFF), the typical current consumption is reduced by additional 1.2 μ A.

^{2.} Guaranteed by characterization results.

Table 33. Typical and maximum current consumptions in V_{BAT} mode

				.035 0.037 0.043 4 10 0.69 0.71 0.73 9 20 0.57 0.74 1.05 98 244 0.59 0.76 1.08 101 251 0.69 0.86 1.19 111 277 0.8 0.98 1.31 122 305			x ⁽²⁾	
Symbol	Parameter	Conditions ⁽¹⁾	7	T _A =25 °(С	T _A =85 °C	T _A =105 °C = 3.6 V 10 20 244 251 277 305	Unit
			V _{BAT} = 1.7 V	V _{BAT} = 2.4 V		V _{BAT} =	= 3.6 V	
		Backup SRAM OFF, RTC and LSE OFF	0.035	0.037	0.043	4	10	
		Backup SRAM ON, RTC and LSE OFF	0.69	0.71	0.73	9	20	
		Backup SRAM OFF, RTC ON and LSE in low drive mode	0.57	0.74	1.05	98	244	
		Backup SRAM OFF, RTC ON and LSE in medium low drive mode	0.59	0.76	1.08	101	251	
I _{DD_VBAT}	Cappiy carrent	Backup SRAM OFF, RTC ON and LSE in medium high drive mode	0.69	0.86	1.19	111	277	μΑ
		Backup SRAM OFF, RTC ON and LSE in high drive mode	0.8	0.98	1.31	122	305	
		Backup SRAM ON, RTC ON and LSE in low drive mode	1.22	1.41	1.74	162	405	
		Backup SRAM ON, RTC ON and LSE in Medium low drive mode	1.25	1.43	1.78	166	414	
		Backup SRAM ON, RTC ON and LSE in Medium high drive mode	1.46	1.65	2.01	187	468	
		Backup SRAM ON, RTC ON and LSE in High drive mode	1.46	1.65	2.01	187	468	

^{1.} Crystal used: Abracon ABS07-120-32.768 kHz-T with a $\rm C_{\rm L}$ of 6 pF for typical values.

^{2.} Guaranteed by characterization results.

4 3.5 3 ■1.65 V 2.5 PABA 2 1.5 1.5 1 =3.3 V 0.5 -3.6 V 0 20 40 0 60 80 100 120 Temperature °C MS37585V1

Figure 32. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in low drive mode)

Figure 33. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium low drive mode)




Figure 34. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in medium high drive mode)





Figure 35. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high drive mode)






Figure 36. Typical V_{BAT} current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode)

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 61: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of ADC input pins which must be configured as analog inputs.

Caution:

Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the internal peripheral current consumption (see *Table 35: Peripheral current consumption*), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O

47/

DS11853 Rev 9 119/226

pin circuitry and to charge/discharge the capacitive load (internal or external) connected to the pin:

$$I_{SW} = V_{DD} \times f_{SW} \times C$$

Where

 I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load.

 V_{DD} is the MCU supply voltage.

f_{SW} is the I/O switching frequency.

C is the total capacitance seen by the I/O pin: C = C_{INT} + C_{EXT} .

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

Table 34. Switching output I/O current consumption⁽¹⁾

Symbol	Parameter	Conditions	I/O toggling frequency (fsw) MHz	Typ V _{DD} = 3.3 V	Typ V _{DD} = 1.8 V	Unit					
			2	2 0.1	0.1						
			8	0.4	0.2						
			25	1.1	0.7						
			50	2.4	1.3						
		$C_{EXT} = 0 pF$ $C = C_{INT} + C_{S+} C_{EXT}$	60	3.1	1.6						
		O - OINT . OS + OEXT	84	4.3	2.4						
			90	4.9	2.6						
			100	5.4	2.8						
	I/O switching		108	5.6	-	^					
I _{DDIO}	current		2	0.2	0.1	mA					
			8	0.6	0.3						
			25	1.8	1.1						
			50	3.1	2.3						
		$C_{EXT} = 10 \text{ pF}$	60	4.6	3.4						
		$C = C_{INT} + C_{S+} C_{EXT}$	C = CINT + CS + CEXT	$C = C_{INT} + C_{S} + C_{EXT}$	$C = C_{INT} + C_{S} + C_{EXT}$	$C = C_{INT} + C_{S+} C_{EXT}$	$C = C_{INT} + C_{S+} C_{EXT}$	84	9.7	3.6	
			90	10.12	5.2						
			100	14.92	5.4						
			108	18.11	-						

I/O toggling Тур Тур Symbol **Parameter Conditions** Unit frequency (fsw) MHz $V_{DD} = 3.3 \text{ V}$ $V_{DD} = 1.8 \text{ V}$ 0.3 0.1 8 1.0 0.5 25 3.5 1.6 $C_{EXT} = 22 pF$ 50 5.9 4.2 $C = C_{INT} + C_{S+} C_{FXT}$ 60 10.0 4.4 84 19.12 5.8 I/O switching mΑ I_{DDIO} current 19.6 90 2 0.2 0.3 8 0.7 1.3 C_{EXT} = 33 pF $C = C_{INT} + C_{S+} C_{EXT}$ 25 3.5 2.3 50 10.26 5.19 16.53

Table 34. Switching output I/O current consumption⁽¹⁾ (continued)

On-chip peripheral current consumption

The MCU is placed under the following conditions:

- At startup, all I/O pins are in analog input configuration.
- All peripherals are disabled unless otherwise mentioned.
- I/O compensation cell enabled
- The ART/L1-cache is ON.
- Scale 1 mode selected, internal digital voltage V₁₂ = 1.32 V.
- HCLK is the system clock. f_{PCLK1} = f_{HCLK}/4, and f_{PCLK2} = f_{HCLK}/2.
 The given value is calculated by measuring the difference of current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
 - f_{HCLK} = 216 MHz (Scale 1 + over-drive ON), f_{HCLK} = 168 MHz (Scale 2), f_{HCLK} = 144 MHz (Scale 3)
- Ambient operating temperature is 25 °C and V_{DD}=3.3 V.

^{1.} CINT + C_{S.} PCB board capacitance including the pad pin is estimated to 15 pF.

Table 35. Peripheral current consumption

	orinhoral		I _{DD} (Typ) ⁽¹⁾		Unit
	eripheral	Scale 1	Scale 2	Scale 3	Offic
	GPIOA	3.6	3.4	2.9	
-	GPIOB	3.7	3.6	3.1	
-	GPIOC	3.7	3.4	3.0	
-	GPIOD	3.7	3.6	3.0	
-	GPIOE	3.6	3.4	2.9	
-	GPIOF	3.5	3.4	2.9	
AHB1 (up to 216 MHz)	GPIOG	3.5	3.3	2.8	μΑ/MHz
	GPIOH	3.5	3.4	2.9	μΑνινιπΖ
	GPIOI	3.5	3.3	2.9	
	CRC	1.2	1.1	0.9	
-	BKPSRAM	0.8	0.7	0.6	
	DMA1	3.07 x N + 8.7	2.98 x N + 8.4	2.52 x N + 7.02	
-	DMA2	3.01 x N + 7.98	2.95 x N + 7.95	2.48 x N + 6.69	
-	OTG_HS+ULPI	54.4	53.2	44.6	
AHB2	RNG	1.9	1.8	1.6	
(up to	USB_OTG_FS	28.7	27.9	23.5	μΑ/MHz
AHB3	FMC	16.2	15.8	13.3	A /N 41.1
(up to 216 MHz)	QSPI	16.9	16.3	13.8	μA/MHz
Ві	us matrix ⁽²⁾	15.8	12.8	8.5	μA/MHz

Table 35. Peripheral current consumption (continued)

	Peripheral		I _{DD} (Typ) ⁽¹⁾	(22 2 2 2 2)	- Unit					
	reripheral	Scale 1	Scale 2	Scale 3	- Unit					
	TIM2	19.3	18.2	15.6						
	TIM3	15	14	12.2						
	TIM4	15.7	15.1	12.8						
	TIM5	18	16.9	14.4						
	TIM6	3.7	3.1	2.8						
	TIM7	3.5	2.9	2.5						
	TIM12	8.1	7.8	6.4						
	TIM13 TIM14 LPTIM1 WWDG	TIM13	TIM13	TIM13	TIM13	TIM13	6.1	5.1	4.7	
		6.3	5.6	4.7						
		LPTIM1	LPTIM1	LPTIM1	9.4	9.8	8.3			
		2.4	1.3	1.4						
APB1	SPI2/I2S2 ⁽³⁾	6.7	6	5.3						
(up to	SPI3/I2S3 ⁽³⁾	4.8	3.8	3.3	μΑ/MHz					
54 MHz)	USART2	13.3	12	10.6						
	USART3	12.8	12	10.3						
	UART4	11.7	10.7	9.2						
	UART5	11.7	10.2	8.9						
	I2C1	10.6	9.6	8.3						
	I2C2	10.6	9.6	8.3						
	I2C3	10.7	9.8	8.3						
	CAN1	8.9	8	6.9						
	PWR	11.3	11.3	8.9						
	DAC ⁽⁴⁾	6.1	5.1	4.4						
	UART7	13.3	12	10.3						
	UART8	12.6	11.6	9.7						

Table 35. Peripheral current consumption (continued)

В	eripheral		I _{DD} (Typ) ⁽¹⁾		Unit
•	eripilerai	Scale 1	Scale 2	Scale 3	Unit μΑ/MHz
	TIM1	24.9	23.8	20	
	TIM8	24.5	23.7	20	
=	USART1	12.4	11.6	10	
-	USART6	12.3	11.7	10	
	ADC1 ⁽⁵⁾	6.3	5.8	4.9	
	ADC2 ⁽⁵⁾	6.3	5.6	4.9	
	ADC3 ⁽⁵⁾	6.4	5.8	5	
	SDMMC1	9.1	8.3	7.1	
	SDMMC2	7	7.2	6	
APB2 (up to	SPI1/I2S1 ⁽³⁾	3.2	3.2	2.6	uA/MHz
108 MHz)	SPI4	2.9	2.9	2.2	μ/ υτιτι 12
	SYSCFG	1	1	0.7	
	TIM9	9.9	9.1	7.8	
	TIM10	7	6.4	5.6	
	TIM11	7.2	6.8	5.7	
	SPI5	4.8	4.1	3.6	
	SAI1	5.6	4.9	4.2	
	SAI2	5.4	4.7	4	
	USB PHY HS Controller	8.3	7.9	6.7	

^{1.} When the I/O compensation cell is ON, $I_{\mbox{\scriptsize DD}}$ typical value increases by 0.22 mA.

^{2.} The BusMatrix is automatically active when at least one master is ON.

^{3.} To enable an I2S peripheral, first set the I2SMOD bit and then the I2SE bit in the SPI_I2SCFGR register.

^{4.} When the DAC is ON and EN1/2 bits are set in DAC_CR register, add an additional power consumption of 0.75 mA per DAC channel for the analog part.

When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.73 mA per ADC for the analog part.

USB OTG HS and USB OTG HS PHY current consumption (on STM32F723xx devices)

The MCU is placed under the following conditions:

- STM32 MCU is enumerated as a HID device.
- f_{HCLK} = 216 MHz (Scale 1 + over-drive ON), f_{HCLK} = 168 MHz (Scale 2), f_{HCLK} = 144 MHz (Scale 3)

The given value is calculated by measuring the difference of current consumption in case:

- USB is configured but no transfer is done.
- USB is configured and there is a transmission on going.
- Ambient operating temperature is 25 °C, V_{DD} = V_{DDUSB} = 3.3 V.

Table 36. USB OTG HS and USB OTG PHY HS current consumption

_		I _{DD} (Typ)		Unit
-	Scale 1	Scale 2	Scale 3	Oilit
USB OTG HS and USB OTG HS PHY current consumption	50.16	44.92	38.98	mA

6.3.8 Wakeup time from low-power modes

The wakeup times given in *Table 37* are measured starting from the wakeup event trigger up to the first instruction executed by the CPU:

- For Stop or Sleep modes: the wakeup event is WFE.
- WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.

All timings are derived from tests performed under ambient temperature and V_{DD} = 3.3 V.

Table 37. Low-power mode wakeup timings

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max ⁽¹⁾	Unit
twusleep ⁽²⁾	Wakeup from Sleep mode	-	13	13	CPU clock cycles
		Main regulator is ON	14	14.9	
(2)	Wakeup from Stop mode	Main regulator is ON and Flash memory in Deep power down mode	104.1	107.6	
t _{WUSTOP} ⁽²⁾	with MR/LP regulator in normal mode	Low power regulator is ON	21.4	24.2	μs
		Low power regulator is ON and Flash memory in Deep power down mode	111.5	116.5	

DS11853 Rev 9

125/226

Max⁽¹⁾ **Symbol Parameter Conditions Typ**⁽¹⁾ Unit Main regulator in under-drive mode (Flash memory in Deep power-down 107.4 113.2 mode) Wakeup from Stop mode $t_{\text{WUSTOP}}^{(2)}$ with MR/LP regulator in us Low power regulator in under-drive Under-drive mode mode 112.7 120 (Flash memory in Deep power-down mode) Exit Standby mode on rising edge 308 313 Wakeup from Standby $t_{\text{WUSTDBY}}^{(2)}$ μs mode Exit Standby mode on falling edge 307 313

Table 37. Low-power mode wakeup timings (continued)

6.3.9 **External clock source characteristics**

High-speed external user clock generated from an external source

In bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the Table 61: I/O static characteristics. However, the recommended clock input waveform is shown in Figure 37.

The characteristics given in *Table 38* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in Table 16.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	External user clock source frequency ⁽¹⁾		1	-	50	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}	-	V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V _{SS}	-	0.3V _{DD}	v
t _{w(HSE)}	OSC_IN high or low time ⁽¹⁾	-	5	-	-	ns
		I				1115

Table 38. High-speed external user clock characteristics

t_{r(HSE)}

t_{f(HSE)}

C_{in(HSE)}

DuCy(HSE)

П

рF

%

μΑ

10

55

+1

5

45

 $V_{SS} \leq V_{IN} \leq V_{DD}$

OSC IN rise or fall time⁽¹⁾

Duty cycle

OSC IN input capacitance⁽¹⁾

OSC_IN Input leakage current

^{1.} Guaranteed by characterization results.

^{2.} The wakeup times are measured from the wakeup event to the point in which the application code reads the first

^{1.} Guaranteed by design.

Low-speed external user clock generated from an external source

In bypass mode the LSE oscillator is switched off and the input pin is a standard I/O. The external clock signal has to respect the *Table 61: I/O static characteristics*. However, the recommended clock input waveform is shown in *Figure 38*.

The characteristics given in *Table 39* result from tests performed using an low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 16*.

Symbol Parameter Conditions Min Max Unit Тур User External clock source 32.768 1000 kHz f_{LSE ext} frequency(1) OSC32 IN input pin high level V_{DD} V_{LSEH} $0.7V_{DD}$ voltage OSC32_IN input pin low level voltage V_{SS} $0.3V_{DD}$ V_{LSEL} t_{w(LSE)} OSC32 IN high or low time⁽¹⁾ 450 t_{f(LSE)} ns $t_{r(LSE)}$ OSC32 IN rise or fall time⁽¹⁾ 50 t_{f(LSE)} OSC32_IN input capacitance(1) 5 рF $C_{in(LSE)}$ Duty cycle 30 _ 70 % DuCy_(LSE) OSC32_IN Input leakage current μΑ $V_{SS} \leq V_{IN} \leq V_{DD}$ +1 I_I

Table 39. Low-speed external user clock characteristics

^{1.} Guaranteed by design.




Figure 37. High-speed external clock source AC timing diagram

DS11853 Rev 9 127/226




Figure 38. Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 26 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 40. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency	-	4	-	26	MHz
R _F	Feedback resistor	-	-	200	-	kΩ
l	HSE current consumption	V_{DD} =3.3 V, ESR= 30 Ω , C_L =5 pF@25 MHz	-	450	-	μA
I _{DD}	TIGE current consumption	V_{DD} =3.3 V, ESR= 30 Ω , C_L =10 pF@25 MHz	-	530	-	μΑ
ACC _{HSE} ⁽²⁾	HSE accuracy	-	- 500	-	500	ppm
G _m _crit_max	Maximum critical crystal g _m	Startup	-	-	1	mA/V
t _{SU(HSE} (3)	Startup time	V _{DD} is stabilized	-	2	-	ms

Table 40. HSE 4-26 MHz oscillator characteristics⁽¹⁾

^{1.} Guaranteed by design.

This parameter depends on the crystal used in the application. The minimum and maximum values must be respected to comply with USB standard specifications.

 $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is based on characterization results. It is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 39*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note:

For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 39. Typical application with an 8 MHz crystal

R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 41*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD} LSE current consumpti		LSEDRV[1:0]=00 Low drive capability	-	250	-	
	LCC autroph accountable	LSEDRV[1:0]=10 Medium low drive capability	- 300		-	nA
	Loc current consumption	LSEDRV[1:0]=01 Medium high drive capability	-	370	-	I IIA
		LSEDRV[1:0]=11 High drive capability	-	480	-	

Table 41. LSE oscillator characteristics (f_{LSE} = 32.768 kHz) ⁽¹⁾

DS11853 Rev 9 129/226

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LSEDRV[1:0]=00 Low drive capability	-	-	0.48	
	Maximum critical crystal g _m	LSEDRV[1:0]=10 Medium low drive capability	-	-	0.75	μΑ/V
G _m _crit_max	Maximum Childar Gryslar g _m	LSEDRV[1:0]=01 Medium high drive capability	-	-	1.7	μΑνν
		LSEDRV[1:0]=11 High drive capability	2.7		2.7	
t _{SU} ⁽²⁾	start-up time	V _{DD} is stabilized	-	2	-	s

Table 41. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$) (1) (continued)

Note: For information on selecting the crystal, refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST Microelectronics website www.st.com.

Resonator with integrated capacitors

32.768 kHz

OSC32_IN

Bias controlled gain

STM32F

ai17531a

Figure 40. Typical application with a 32.768 kHz crystal

6.3.10 Internal clock source characteristics

The parameters given in *Table 42* and *Table 43* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

High-speed internal (HSI) RC oscillator

Table 42. HSI oscillator characteristics (1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSI}	Frequency	-	-	16	-	MHz
ACC _{HSI}	HSI user trimming step ⁽²⁾	-	-	-	1	%
		$T_A = -40 \text{ to } 105 ^{\circ}\text{C}^{(3)}$	- 8	-	4.5	%
	Accuracy of the HSI oscillator	$T_A = -10 \text{ to } 85 ^{\circ}\text{C}^{(3)}$	- 4	-	4	%
		T _A = 25 °C ⁽⁴⁾	- 1	-	1	%



^{1.} Guaranteed by design.


Guaranteed by characterization results. t_{SU} is the start-up time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Table 42. HSI oscillator characteristics (1) (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{su(HSI)} ⁽²⁾	HSI oscillator startup time	-	-	2.2	4	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption	-	-	60	80	μA

- 1. V_{DD} = 3.3 V, PLL OFF, T_A = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by design.
- 3. Guaranteed by characterization results.
- 4. Factory calibrated, parts not soldered.

Figure 41. ACC_{HSI} versus temperature



1. Guaranteed by characterization results.

Low-speed internal (LSI) RC oscillator

Table 43. LSI oscillator characteristics (1)

Symbol	Parameter	Min	Тур	Max	Unit
f _{LSI} ⁽²⁾	Frequency	17	32	47	kHz
t _{su(LSI)} (3)	LSI oscillator startup time	-	15	40	μs
I _{DD(LSI)} ⁽³⁾	LSI oscillator power consumption	-	0.4	0.6	μΑ

- 1. V_{DD} = 3 V, T_A = -40 to 105 °C unless otherwise specified.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by design.

5

DS11853 Rev 9




Figure 42. LSI deviation versus temperature

6.3.11 PLL characteristics

The parameters given in *Table 44* and *Table 45* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Symbol Parameter Conditions Min Тур Max Unit PLL input clock⁽¹⁾ 2.10 $0.95^{(2)}$ 1 f_{PLL_IN} PLL multiplier output clock 24 _ 216 f_{PLL_OUT} _ MHz 48 MHz PLL multiplier output clock 48 75 f_{PLL48_OUT} PLL VCO output 100 432 f_{VCO_OUT} VCO freq = 100 MHz 75 200 t_{LOCK} PLL lock time μs VCO freq = 432 MHz 300 100

Table 44. Main PLL characteristics

0.40

0.85

mΑ

133/226

Unit **Symbol Parameter Conditions** Min Тур Max **RMS** 25 Cycle-to-cycle jitter peak to ±150 System clock peak 216 MHz **RMS** 15 Period Jitter peak to ±200 peak Jitter(3) ps Main clock output (MCO) for RMII Cycle to cycle at 50 MHz 32 Ethernet on 1000 samples Main clock output (MCO) for MII Cycle to cycle at 25 MHz 40 Ethernet on 1000 samples Cycle to cycle at 1 MHz Bit Time CAN jitter 330 on 1000 samples VCO freq = 100 MHz 0.15 0.40 $I_{\text{DD(PLL)}}^{\phantom{\text{DD(PLL)}}(4)}$ PLL power consumption on V_{DD} mΑ VCO freq = 432 MHz 0.45 0.75

Table 44. Main PLL characteristics (continued)

VCO freq = 100 MHz

VCO freq = 432 MHz

0.30

0.55

 $I_{\text{DDA(PLL)}}^{(4)}$

PLL power consumption on V_{DDA}

Table 45. PLLI2S characteristics

Symbol	Parameter	Condition	s	Min	Тур	Max	Unit
f _{PLLI2S_IN}	PLLI2S input clock ⁽¹⁾	-		0.95 ⁽²⁾	1	2.10	
f _{PLLI2SQ_OUT}	PLLI2S multiplier output clock for SAI	-		-	-	216	MHz
f _{PLLI2SR_OUT}	PLLI2S multiplier output clock for I2S	-		-	-	216	IVITZ
f _{VCO_OUT}	PLLI2S VCO output	-		100	-	432	
+	PLLI2S lock time	VCO freq = 100 MHz		75	-	200	
t _{LOCK}	PLLI23 lock time	VCO freq = 432 M	q = 432 MHz 100 - 300	300	μs		
		Cycle to cycle at	RMS	-	90	-	ps
		12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
Jitter ⁽³⁾	Master I2S clock jitter Average 12.288 M N = 432, on 1000 s		y of	-	90	-	ps
	WS I2S clock jitter	Cycle to cycle at 4 on 1000 samples	18 kHz	-	400	-	ps



DS11853 Rev 9

Take care of using the appropriate division factor M to obtain the specified PLL input clock values. The M factor is shared between PLL and PLLI2S.

^{2.} Guaranteed by design.

^{3.} The use of 2 PLLs in parallel could degraded the Jitter up to +30%.

^{4.} Guaranteed by characterization results.

Table 45. PLLI2S characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{DD(PLLI2S)} ⁽⁴⁾	PLLI2S power consumption on V _{DD}	VCO freq = 100 MHz VCO freq = 432 MHz	0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLLI2S)} (4)	PLLI2S power consumption on V _{DDA}	VCO freq = 100 MHz VCO freq = 432 MHz	0.30 0.55	-	0.40 0.85	mA

- 1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
- 2. Guaranteed by design.
- 3. Value given with main PLL running.
- 4. Guaranteed by characterization results.

Table 46. PLLISAI characteristics

Symbol	Parameter	Conditions	Conditions		Тур	Max	Unit
f _{PLLSAI_IN}	PLLSAI input clock ⁽¹⁾	-		0.95 ⁽²⁾	1	2.10	
f _{PLLSAIP_OUT}	PLLSAI multiplier output clock for 48 MHz	-		-	48	75	MHz
f _{PLLSAIQ_OUT}	PLLSAI multiplier output clock for SAI	-		-	-	216	IVIITZ
f _{VCO_OUT}	PLLSAI VCO output	-		100	-	432	
4	PLLSAI lock time	VCO freq = 100 MHz	VCO freq = 100 MHz		-	200	
t _{LOCK}	PLESALIOCK UITIE	VCO freq = 432 MHz		100	-	300	μs
		Cycle to cycle at	RMS	-	90	-	ps
	Magter SAL glock jitter	12.288 MHz on 48KHz period, N=432, R=5	peak to peak	-	±280	-	ps
Jitter ⁽³⁾	Master SAI clock jitter	Average frequency o 12.288 MHz N = 432, R = 5 on 1000 samples	f	-	90	-	ps
	FS clock jitter	Cycle to cycle at 48 KHz on 1000 samples		-	400	-	ps
I _{DD(PLLSAI)} ⁽⁴⁾	PLLSAI power consumption on V_{DD}	VCO freq = 100 MHz VCO freq = 432 MHz		0.15 0.45	-	0.40 0.75	mA
I _{DDA(PLLSAI)} ⁽⁴⁾	PLLSAI power consumption on V _{DDA}	VCO freq = 100 MHz VCO freq = 432 MHz		0.30 0.55	-	0.40 0.85	mA

- 1. Take care of using the appropriate division factor M to have the specified PLL input clock values.
- 2. Guaranteed by design.
- 3. Value given with main PLL running.
- 4. Guaranteed by characterization results.

6.3.12 PLL spread spectrum clock generation (SSCG) characteristics

The spread spectrum clock generation (SSCG) feature is used to reduce electromagnetic interferences (see *Table 57: EMI characteristics*). It is available only on the main PLL.

Table 47. SSCG parameters constraint

Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit
f _{Mod}	Modulation frequency	-	ı	10	kHz
md	Peak modulation depth	0.25	-	2	%
MODEPER * INCSTEP	-	-	-	2 ¹⁵ - 1	-

^{1.} Guaranteed by design.

Equation 1

The frequency modulation period (MODEPER) is given by the equation below:

$$\texttt{MODEPER} = \mathsf{round}[\mathsf{f}_{\mathsf{PLL}\ \mathsf{IN}} /\ (4 \times \mathsf{f}_{\mathsf{Mod}})]$$

 $f_{PLL\ IN}$ and f_{Mod} must be expressed in Hz.

As an example:

If f_{PLL_IN} = 1 MHz, and f_{MOD} = 1 kHz, the modulation depth (MODEPER) is given by equation 1:

MODEPER = round[
$$10^6 / (4 \times 10^3)$$
] = 250

Equation 2

Equation 2 calculates the increment step (INCSTEP):

INCSTEP = round[
$$((2^{15}-1) \times md \times PLLN) / (100 \times 5 \times MODEPER)$$
]

f_{VCO OUT} must be expressed in MHz.

With a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz):

INCSTEP = round[
$$((2^{15} - 1) \times 2 \times 240) / (100 \times 5 \times 250)$$
] = 126md(quantitazed)%

An amplitude quantization error may be generated because the linear modulation profile is obtained by taking the quantized values (rounded to the nearest integer) of MODPER and INCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:

$$md_{quantized}\% = (MODEPER \times INCSTEP \times 100 \times 5) / \ ((2^{15} - 1) \times PLLN)$$

As a result:

$$md_{quantized}\% \,=\, (250\times\,126\times\,100\times\,5)/\ ((2^{15}-1)\times\,240) \,=\, 2.002\% \text{(peak)}$$

Figure 43 and Figure 44 show the main PLL output clock waveforms in center spread and down spread modes, where:

- F0 is f_{PLL_OUT} nominal.
- T_{mode} is the modulation period.
- md is the modulation depth.






Figure 43. PLL output clock waveforms in center spread mode





6.3.13 **USB OTG HS PHY PLLs characteristics (on STM32F723xx devices)**

The parameters given in Table 48 are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Symbol Parameter Conditions Min Тур Max Unit PLL1 input clock 12, 12.5, 16, 24, 25 f_{PLL1_IN} PLL1 output clock(2) 60 MHz f_{PLL1_OUT} PLL1 VCO output 600 720 f_{VCO_OUT} PLL1 lock time⁽²⁾ 22 t_{LOCK} μs PLL1 digital power consumption 1.8 I_{DD(PLL1)} mΑ PLL1 analog power consumption 2.75 I_{DDA(PLL1)}

Table 48. USB OTG HS PLL1 characteristics⁽¹⁾



- 1. Guaranteed by design.
- 2. Based on test during characterization.

Table 49. USB OTG HS PLL2 characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLL2_IN}	PLL2 input clock	-	-	60	-	
f _{PLL2_OUT}	PLL2 output clock ⁽²⁾	-	-	480	-	MHz
f _{VCO_OUT}	PLL2 VCO output	-	-	480	-	
t _{LOCK}	PLL2 lock time ⁽²⁾	-	-	-	91	μs
I _{DD(PLL2)}	PLL2 digital power consumption	-	-	-	2.1	mA
I _{DDA(PLL2)}	PLL2 analog power consumption	-	-	-	1.5	IIIA

^{1.} Guaranteed by design.

6.3.14 USB OTG HS PHY regulator characteristics

The parameters given in *Table 50* are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 50. USB OTG HS PHY regulator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DD12OTGHS}	1.2 V internal voltage on V _{DD12OTGHS}	-	1.18	1.2	1.24	V
CEXT	External capacitor on V _{DD12OTGHS}	-	1.1	2.2	3.3	μF
I _{DDPHYHSREG}	Regulator power consumption	-	100	120	125	μA

^{1.} Based on test during characterization.

^{2.} Based on test during characterization.

6.3.15 USB HS PHY external resistor characteristics (on STM32F723xx devices)

Table 51. USB HS PHY external resistor characteristics (on STM32F723xx devices)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
REXT	External calibration resistor connected (to GND) from OTG_HS_REXT	Required if using USB HS PHY	2.97	3.00	3.03	kΩ

6.3.16 Memory characteristics

Flash memory

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified.

The devices are shipped to customers with the Flash memory erased.

Table 52. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Write/erase 8-bit mode, V _{DD} = 1.7 V	-	6.7	-	
I_{DD}	Supply current	Write/erase 16-bit mode, V _{DD} = 2.1 V	-	9.2	-	mA
		Write/erase 32-bit mode, V _{DD} = 3.3 V	-	12.6	-	

Table 53. Flash memory programming

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	Word programming time	Program/erase parallelism (PSIZE) = x 8/16/32	-	16	100 ⁽²⁾	μs
		Program/erase parallelism (PSIZE) = x 8	-	346	418	
t _{ERASE16KB}	Sector (16 Kbytes) erase time	Program/erase parallelism (PSIZE) = x 16	-	252	312	ms
		Program/erase parallelism (PSIZE) = x 32	-	208	265	
		Program/erase parallelism (PSIZE) = x 8	-	1953	2500	
t _{ERASE128KB}	Sector (128 Kbytes) erase time	Program/erase parallelism (PSIZE) = x 16	-	1252	1639	ms
		Program/erase parallelism (PSIZE) = x 32	-	927	1322	
		Program/erase parallelism (PSIZE) = x 8	-	1027	1298	
t _{ERASE64KB}	Sector (64 Kbytes) erase time	Program/erase parallelism (PSIZE) = x 16	-	675	840	ms
		Program/erase parallelism (PSIZE) = x 32	-	505	682	



Symbol

 t_{ME}

 V_{prog}

3.6

3.6

3.6

V

٧

Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
	Program/erase parallelism (PSIZE) = x 8	-	7718	9883	
Mass erase time	Program/erase parallelism (PSIZE) = x 16	ı	4869	6379	ms
	Program/erase parallelism	-	3503	5180	

32-bit program operation

16-bit program operation

8-bit program operation

2.7

2.1

1.7

-

Table 53. Flash memory programming (continued)

(PSIZE) = x 32

Programming voltage

Table 54. Flash memory programming with V_{PP}

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
t _{prog}	Double word programming		-	16	100 ⁽²⁾	μs
t _{ERASE16KB}	Sector (16 Kbytes) erase time	T 0 to 140 °C	-	180	-	
t _{ERASE128KB}	Sector (128 Kbytes) erase time	$T_A = 0 \text{ to } +40 \text{ °C}$ $V_{DD} = 3.3 \text{ V}$ $V_{PP} = 8.5 \text{ V}$	-	900	-	ms
t _{ERASE64KB}	Sector (64 Kbytes) erase time	∨рр — 0.0 ∨	-	450	-	
t _{ME}	Mass erase time		-	6.9	-	S
V_{prog}	Programming voltage	-	2.7	-	3.6	V
V _{PP}	V _{PP} voltage range	-	7	-	9	V
I _{PP}	Minimum current sunk on the V _{PP} pin	-	10	-	-	mA
t _{VPP} (3)	Cumulative time during which V _{PP} is applied	-	-	-	1	hour

^{1.} Guaranteed by design.

Table 55. Flash memory endurance and data retention

Symbol	Parameter	Conditions ⁽¹⁾	Value	Unit
Syllibol	Farameter	Conditions	Min ⁽²⁾	Oilit
N _{END}	Endurance	$T_A = -40 \text{ to } +85 ^{\circ}\text{C} \text{ (6 suffix versions)}$ $T_A = -40 \text{ to } +105 ^{\circ}\text{C} \text{ (7 suffix versions)}$	10	kcycles



DS11853 Rev 9 139/226

^{1.} Guaranteed by characterization results.

^{2.} The maximum programming time is measured after 10 K erase operations.

^{2.} The maximum programming time is measured after 10 K erase operations.

^{3.} $V_{\mbox{\footnotesize{PP}}}$ should only be connected during programming/erasing.

Symbol	Parameter	Conditions ⁽¹⁾	Value	Unit		
Symbol Parameter	Taranicio Gondinons		1 drameter Sommetions		Min ⁽²⁾	Oilit
		1 kcycle ⁽³⁾ at T _A = 85 °C	30			
t _{RET}	Data retention	1 kcycle ⁽³⁾ at T _A = 105 °C	10	Years		
		10 kcycles ⁽³⁾ at T _A = 55 °C	20			

Table 55. Flash memory endurance and data retention (continued)

- 1. Tj can not go above 125°C (current consumption limitation).
- 2. Guaranteed by characterization results.
- 3. Cycling performed over the whole temperature range.

6.3.17 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- **Electrostatic discharge (ESD)** (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- **FTB**: A burst of fast transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 56*. They are based on the EMS levels and classes defined in application note AN1709.

Symbol	Parameter Conditions		Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, T_A = +25 °C, f_{HCLK} = 216 MHz, conforms to IEC 61000-4-2	2B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V_{DD} = 3.3 V, T_A =+25 °C, f_{HCLK} = 216 MHz, conforms to IEC 61000-4-2	5A

Table 56. EMS characteristics

As a consequence, it is recommended to add a serial resistor (1 $k\Omega$) located as close as possible to the MCU to the pins exposed to noise (connected to tracks longer than 50 mm on PCB).

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application, executing EEMBC code, is running. This emission test is compliant with SAE IEC61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored frequency band	Max vs. [f _{HSE} /f _{CPU}] 25/200 MHz	Unit	
S _{EMI}			0.1 MHz to 30 MHz	23		
	S _{EMI}	Peak level	V _{DD} = 3.6 V, T _A = 25 °C, conforming to IEC61967-2 ART/L1-cache OFF, over-drive ON, all peripheral clocks enabled, clock dithering	30 MHz to 130 MHz	20	dBµV
				130 MHz to 1 GHz	34	чъμν
		disabled.	1 GHz to 2 GHz	24		
			EMI Level	4	-	

Table 57. EMI characteristics

6.3.18 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size

4

DS11853 Rev 9 141/226

depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/ESDA/JEDEC JS-001-2012 and ANSI/ESD S5.3.1-2009 standards.

Symbol	Ratings	Conditions	Class Maxin valu		Unit
V _{ESD(HBM)}	Electrostatic discharge $T_A = +25$ °C conforming to $NSI/ESDA/JEDEC\ JS-001-2012$		2	2000	
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C conforming to ANSI/ESD STM5.3.1-2009, all the packages excepted WLCSP100	3	250	V

Table 58, ESD absolute maximum ratings

Static latchup

Two complementary static tests are required on six parts to assess the latchup performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latchup standard.

Table 59. Electrical sensitivities

	Symbol	Parameter	Conditions	Class
Ī	LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	II level A

6.3.19 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DD} (for standard, 3V-capable I/O pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (>5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of -5 µA/+0 µA range), or other functional failure (for example reset, oscillator frequency deviation).

Negative induced leakage current is caused by negative injection and positive induced leakage current by positive injection.

The test results are given in Table 60.

DS11853 Rev 9 142/226



Guaranteed by characterization results.

Symbol		Functionals			
	Description	Negative injection	Positive injection	Unit	
I _{INJ}	Injected current on BOOT0, PDR_ON, BYPASS_REG, OTG_HS_REXT	-0	0		
	Injected current on NRST	-0	NA ⁽¹⁾		
	Injected current on PF9, PF10, PH0_OSCIN, PH1_OSCOUT, PC0, PC1, PC2, PC3, PB14 ⁽²⁾ , PB15 ⁽²⁾	-0	NA ⁽¹⁾	mA	
	Injected current on any other FT or FTf pins	-5	NA ⁽¹⁾		
	Injected current on any other pins	-5	+5		

Table 60. I/O current injection susceptibility

It is recommended to add a Schottky diode (pin to ground) to analog pins which may Note: potentially inject negative currents.

6.3.20 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in Table 61: I/O static characteristics are derived from tests performed under the conditions summarized in Table 16. All I/Os are CMOS and TTL compliant.

Symbol Min Conditions Typ

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL}	FT, TTa and NRST I/O input low level voltage	1.7 V≤V _{DD} ≤3.6 V	-	-	0.35V _{DD} -0.04 ⁽¹⁾ 0.3V _{DD} ⁽²⁾	
	BOOT I/O input low level voltage	1.75 V≤V _{DD} ≤3.6 V, -40 °C≤T _A ≤105 °C	-	-	- 0.1V _{DD} +0.1 ⁽¹⁾	٧
		1.7 V≤V _{DD} ≤3.6 V, 0 °C≤T _A ≤105 °C	-	-		
	FT, TTa and NRST I/O input	171/4/ 261/	0.45V _{DD} +0.3 ⁽¹⁾			
V_{IH}	high level voltage ⁽⁵⁾	1.7 V≤V _{DD} ≤3.6 V	0.7V _{DD} ⁽²⁾	-	-	
	BOOT I/O input high level voltage	1.75 V≤V _{DD} ≤3.6 V, -40 °C≤T _A ≤105 °C	0.17V _{DD} +0.7 ⁽¹⁾			V
		1.7 V≤V _{DD} ≤3.6 V, 0 °C <t<sub>4 <105 °C</t<sub>	0.17 VDD+0.7	-	-	

Table 61. I/O static characteristics

^{1.} Injection is not possible.

^{2.} PB14 and PB15 in the STM32F723xx devices.

Symbol **Parameter Conditions** Min Тур Max Unit FT, TTa and NRST I/O input $10\%V_{DD}^{(3)}$ 1.7 V≤V_{DD}≤3.6 V hysteresis 1.75 V≤V_{DD} ≤3.6 V, V_{HYS} -40 °C≤T_A≤105 °C BOOT I/O input hysteresis 0.1 $1.7 \text{ V} \le \text{V}_{DD} \le 3.6 \text{ V},$ $0 \text{ °C} \leq T_A \leq 105 \text{ °C}$ I/O input leakage current (4) $V_{SS} \leq V_{IN} \leq V_{DD}$ ±1 μΑ I_{lkg} $V_{IN} = 5 V$ I/O FT input leakage current (5) 3 All pins except PA10/PB12 30 40 50 Weak pull-up (OTG FS ID, R_{PU} equivalent $V_{IN} = V_{SS}$ OTG HS ID) resistor(6) PA10/PB12 (OTG_FS_ID, 7 10 14

7

40

10

5

50

14

Table 61. I/O static characteristics (continued)

Weak pull-

equivalent resistor⁽⁷⁾

I/O pin capacitance

down

R_{PD}

C_{IO}(8)

 $V_{IN} = V_{DD}$

8. Hysteresis voltage between Schmitt trigger switching levels. Guaranteed by characterization results.

4

kΩ

pF

OTG_HS_ID)

All pins except

PA10/PB12

(OTG_FS_ID,

OTG_HS_ID)

PA10/PB12 (OTG_FS_ID,

OTG HS ID)

for

^{1.} Guaranteed by design.

Tested in production.

^{3.} With a minimum of 200 mV.

Leakage could be higher than the maximum value, if negative current is injected on adjacent pins, Refer to Table 60: I/O current injection susceptibility

^{5.} To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled. Leakage could be higher than the maximum value, if negative current is injected on adjacent pins.Refer to *Table 60: I/O current injection* susceptibility

^{6.} Pull-up resistors are designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimum (~10% order).

Pull-down resistors are designed with a true resistance in series with a switchable NMOS. This NMOS contribution to the series resistance is minimum (~10% order).

All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT I/Os is shown in *Figure 45*.




Figure 45. FT I/O input characteristics

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}) except PC13, PC14, PC15 and PI8 which can sink or source up to ± 3 mA. When using the PC13 to PC15 and PI8 GPIOs in output mode, the speed must not exceed 2 MHz with a maximum load of 30 pF.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*. In particular:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating ΣI_{VDD} (see *Table 14*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating ΣI_{VSS} (see *Table 14*).

4

DS11853 Rev 9 145/226

Output voltage levels

Unless otherwise specified, the parameters given in *Table 62* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*. All I/Os are CMOS and TTL compliant.

Table 62. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	CMOS port ⁽²⁾ $I_{IO} = +8 \text{ mA}$ $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	0.4	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	CMOS port ⁽²⁾ $I_{IO} = -8 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	V _{DD} - 0.4	-	V
V _{OH} ⁽³⁾	Output high level voltage for PC14	CMOS port ⁽²⁾ $I_{IO} = -2 \text{ mA}$ $2.7 \text{ V} \le V_{DD} \le 3.6 \text{ V}$	V _{DD} - 0.4	-	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	TTL port ⁽²⁾ I _{IO} =+8mA 2.7 V ≤V _{DD} ≤3.6 V	-	0.4	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	TTL port ⁽²⁾ I _{IO} =-8mA 2.7 V ≤V _{DD} ≤3.6 V	2.4	1	
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I_{IO} = +20 mA 2.7 V \leq V _{DD} \leq 3.6 V	-	1.3 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I _{IO} = -20 mA 2.7 V ≤V _{DD} ≤3.6 V	V _{DD} -1.3 ⁽⁴⁾	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I_{IO} = +6 mA 1.8 V \leq V _{DD} \leq 3.6 V	-	0.4 ⁽⁴⁾	V
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I _{IO} = -6 mA 1.8 V ≤V _{DD} ≤3.6 V	V _{DD} -0.4 ⁽⁴⁾	-	V
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin	I _{IO} = +4 mA 1.7 V ≤V _{DD} ≤3.6V	-	0.4 ⁽⁵⁾	
V _{OH} ⁽³⁾	Output high level voltage for an I/O pin except PC14	I _{IO} = -4 mA 1.7 V ≤V _{DD} ≤3.6V	V _{DD} -0.4 ⁽⁵⁾	-	V
V _{OH} ⁽³⁾	Output high level voltage for PC14	I _{IO} = -1 mA 1.7 V ≤V _{DD} ≤3.6V	V _{DD} -0.4 ⁽⁵⁾	-	

^{1.} The $I_{|O}$ current sunk by the device must always respect the absolute maximum rating specified in *Table 14*. and the sum of $I_{|O}$ (I/O ports and control pins) must not exceed I_{VSS} .

- 4. Based on characterization data.
- 5. Guaranteed by design.



^{2.} TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.

^{3.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in *Table 14* and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 46* and *Table 63*, respectively.

Unless otherwise specified, the parameters given in *Table 63* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 63. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	ı	1	4		
			$C_L = 50 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	ı	-	2		
	$f_{\text{max(IO)out}}$	Maximum frequency ⁽³⁾	$C_L = 10 \text{ pF, } V_{DD} \ge 2.7 \text{ V}$	ı	ı	8	MHz	
00			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	4		
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	3		
	t _{f(IO)out} / t _{r(IO)out}	Output high to low level fall time and output low to high level rise time	C _L = 50 pF, V _{DD} = 1.7 V to 3.6 V	-	-	100	ns	
		C _L = 50 pF, V _{DD} ≥ 2.7 V	-	-	25			
			C _L = 50 pF, V _{DD} ≥ 1.8 V	-	-	12.5		
		Maximum frequency ⁽³⁾	C _L = 50 pF, V _{DD} ≥ 1.7 V	-	-	10	MHz	
	f _{max(IO)out}	Maximum frequency(*)	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	50		
01			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	20		
01			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	12.5		
			$C_L = 50 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	10		
	$t_{\rm f(IO)out}/\ t_{\rm r(IO)out}$	t _{f/IO} Output high to low level fall		C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	6	1
		time and output low to high level rise time	$C_L = 50 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	20	- ns	
			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	10		
			$C_L = 40 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	50 ⁽⁴⁾		
			C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	100 ⁽⁴⁾		
	f _{max(IO)out}	Maximum frequency ⁽³⁾	C _L = 40 pF, V _{DD} ≥ 1.7 V	-	-	25	MHz	
			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	50		
10			C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	42.5		
			C _L = 40 pF, V _{DD} ≥2.7 V	-	-	6	-	
	t _{f(IO)out} /	Output high to low level fall time and output low to high	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	4		
	t _{r(IO)out}	level rise time	C _L = 40 pF, V _{DD} ≥ 1.7 V	-	-	10	ns	
		101011100 111110	C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	6		



DS11853 Rev 9 147/226

OSPEEDRy					_		
[1:0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
			$C_L = 30 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	100 ⁽⁴⁾	
			$C_L = 30 \text{ pF}, V_{DD} \ge 1.8 \text{ V}$	-	-	50	Unit MHz
f _{max(IO)}	f .	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{DD} \ge 1.7 \text{ V}$	-	-	42.5	MUZ
	† _{max(IO)out}	Maximum frequency	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	180 ⁽⁴⁾	IVIIIZ
			C _L = 10 pF, V _{DD} ≥ 1.8 V	-	-	100	
11		C	C _L = 10 pF, V _{DD} ≥ 1.7 V	-	-	72.5	
11	C	$C_L = 30 \text{ pF}, V_{DD} \ge 2.7 \text{ V}$	-	-	4		
			C _L = 30 pF, V _{DD} ≥1.8 V	-	-	6	
	t _{f(IO)out} /	Output high to low level fall	C _L = 30 pF, V _{DD} ≥1.7 V	-	-	7	
	t _{r(IO)out}	time and output low to high level rise time	C _L = 10 pF, V _{DD} ≥ 2.7 V	-	-	2.5	118
			C _L = 10 pF, V _{DD} ≥1.8 V	-	-	3.5	-
			C _L = 10 pF, V _{DD} ≥1.7 V	-	-	4	
-	tEXTIpw	Pulse width of external signals detected by the EXTI controller	-	10	-	-	ns

Table 63. I/O AC characteristics⁽¹⁾⁽²⁾ (continued)

- 1. Guaranteed by design.
- 2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F72xxx and STM32F73xxx reference manual for a description of the GPIOx_SPEEDR GPIO port output speed register.
- 3. The maximum frequency is defined in *Figure 46*.
- 4. For maximum frequencies above 50 MHz and V_{DD} > 2.4 V, the compensation cell should be used.




Figure 46. I/O AC characteristics definition

6.3.21 **NRST** pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, RpII (see Table 61: I/O static characteristics).

Unless otherwise specified, the parameters given in *Table 64* are derived from tests performed under the ambient temperature and V_{DD} supply voltage conditions summarized

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor ⁽¹⁾	$V_{IN} = V_{SS}$	30	40	50	kΩ
V _{F(NRST)} ⁽²⁾	NRST Input filtered pulse	-	-	-	100	ns
V _{NF(NRST)} ⁽²⁾	NRST Input not filtered pulse	V _{DD} > 2.7 V	300	-	-	ns
T _{NRST_OUT}	Generated reset pulse duration	Internal Reset source	20	-	-	μs

Table 64. NRST pin characteristics

Guaranteed by design.




Figure 47. Recommended NRST pin protection

- The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as possible to the chip.
- The user must ensure that the level on the NRST pin can go below the $V_{\text{IL}(NRST)}$ max level specified in Table 61. Otherwise the reset is not taken into account by the device.

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance must be minimum (~10% order).

6.3.22 TIM timer characteristics

The parameters given in *Table 65* are guaranteed by design.

Refer to Section 6.3.20: I/O port characteristics for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 65. TIMx characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions ⁽³⁾	Min	Max	Unit
t _{res(TIM)}	Timer resolution time	AHB/APBx prescaler=1 or 2 or 4, f _{TIMxCLK} = 216 MHz	1	-	t _{TIMxCLK}
		AHB/APBx prescaler>4, f _{TIMxCLK} = 108 MHz	1	-	t _{TIMxCLK}
f _{EXT}	Timer external clock frequency on CH1 to CH4	f _{TIMxCLK} = 216 MHz	0	f _{TIMxCLK} /2	MHz
Res _{TIM}	Timer resolution		-	16/32	bit
t _{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536 × 65536	t _{TIMxCLK}

^{1.} TIMx is used as a general term to refer to the TIM1 to TIM12 timers.

6.3.23 RTC characteristics

Table 66. RTC characteristics

Symbol	Parameter	Conditions	Min	Max
-	f _{PCLK1} /RTCCLK frequency ratio	Any read/write operation from/to an RTC register	4	-

6.3.24 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 67* are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 16*.

Table 67. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply	V _{DDA} –V _{REF+} < 1.2 V	1.7 ⁽¹⁾	-	3.6	V
V _{REF+}	Positive reference voltage	VDDA -VREF+ \ 1.2 V	1.7 ⁽¹⁾	-	V_{DDA}	V
V _{REF-}	Negative reference voltage	-	-	0	-	V
f	ADC clock frequency	$V_{DDA} = 1.7^{(1)}$ to 2.4 V	0.6	15	18	MHz
^T ADC	ADO GOOK HEQUEICY	V _{DDA} = 2.4 to 3.6 V	0.6	30	36	MHz



^{2.} Guaranteed by design.

The maximum timer frequency on APB1 or APB2 is up to 216 MHz, by setting the TIMPRE bit in the RCC_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCLK, otherwise TIMxCLK = 4x PCLKx.

Table 67. ADC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{TRIG} ⁽²⁾	External trigger frequency	f _{ADC} = 30 MHz, 12-bit resolution	-	-	1764	kHz
		-	-	-	17	1/f _{ADC}
V _{AIN}	Conversion voltage range ⁽³⁾	-	0 (V _{SSA} or V _{REF-} tied to ground)	-	V _{REF+}	V
R _{AIN} ⁽²⁾	External input impedance	See <i>Equation 1</i> for details	-	-	50	κΩ
R _{ADC} ⁽²⁾⁽⁴⁾	Sampling switch resistance	-	1.5	-	6	κΩ
C _{ADC} ⁽²⁾	Internal sample and hold capacitor	-	-	4	7	pF
t _{lat} ⁽²⁾	Injection trigger conversion	f _{ADC} = 30 MHz	-	-	0.100	μs
'lat'	latency	-	-	-	3 ⁽⁵⁾	1/f _{ADC}
t _{latr} (2)	Regular trigger conversion	f _{ADC} = 30 MHz	-	-	0.067	μs
Yatr	latency	-	-	-	2 ⁽⁵⁾	1/f _{ADC}
t _S ⁽²⁾	Sampling time	f _{ADC} = 30 MHz	0.100	-	16	μs
		-	3	-	480	1/f _{ADC}
t _{STAB} ⁽²⁾	Power-up time	-	-	2	3	μs
		f _{ADC} = 30 MHz 12-bit resolution	0.50	1	16.40	μs
		f _{ADC} = 30 MHz 10-bit resolution	0.43	-	16.34	μs
t _{CONV} ⁽²⁾	Total conversion time (including sampling time)	f _{ADC} = 30 MHz 8-bit resolution	0.37	-	16.27	μs
		f _{ADC} = 30 MHz 6-bit resolution	0.30	-	16.20	μs
		9 to 492 (t _S for sampling approximation)	+n-bit resolution f	or succe	ssive	1/f _{ADC}
		12-bit resolution Single ADC	-	-	2.4	Msps
f _S ⁽²⁾	Sampling rate (f _{ADC} = 36 MHz, and t _S = 3 ADC cycles)	12-bit resolution Interleave Dual ADC mode	-	-	4.5	Msps
	is - and against	12-bit resolution Interleave Triple ADC mode	-	-	7.2	Msps



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{VREF+} (2)	ADC V _{REF} DC current consumption in conversion mode	-	-	300	500	μΑ
I _{VDDA} ⁽²⁾	ADC V _{DDA} DC current consumption in conversion mode	-	-	1.6	1.8	mA

Table 67. ADC characteristics (continued)

- V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 2. Guaranteed by characterization results.
- 3. V_{REF+} is internally connected to V_{DDA} and V_{REF-} is internally connected to V_{SSA-}
- 4. R_{ADC} maximum value is given for V_{DD} = 1.7 V, and minimum value for V_{DD} = 3.3 V.
- 5. For external triggers, a delay of 1/f_{PCLK2} must be added to the latency specified in *Table* 67.

Equation 1: R_{AIN} max formula

$$\mathsf{R}_{\mathsf{AIN}} = \frac{(\mathsf{k} - 0.5)}{\mathsf{f}_{\mathsf{ADC}} \times \mathsf{C}_{\mathsf{ADC}} \times \mathsf{In}(2^{\mathsf{N} + 2})} - \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 1) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.

Table 68. ADC static accuracy at f_{ADC} = 18 MHz

Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error		±3	±4	
EO	Offset error	f _{ADC} =18 MHz V _{DDA} = 1.7 to 3.6 V	±2	±3	
EG	Gain error	$V_{REF} = 1.7 \text{ to } 3.6 \text{ V}$	±1	±3	LSB
ED	Differential linearity error	V _{DDA} –V _{REF} < 1.2 V	±1	±2	
EL	Integral linearity error		±2	±3	

^{1.} Guaranteed by characterization results.

Table 69. ADC static accuracy at f_{ADC} = 30 MHz

	, ,,,,,				
Symbol	Parameter	Test conditions	Тур	Max ⁽¹⁾	Unit
ET	Total unadjusted error	f _{ADC} = 30 MHz, R _{AIN} < 10 kΩ, V _{DDA} = 2.4 to 3.6 V,	±2	±5	
EO	Offset error		±1.5	±2.5	
EG	Gain error		±1.5	±4	LSB
ED	Differential linearity error	V _{REF} = 1.7 to 3.6 V, V _{DDA} –V _{REF} < 1.2 V	±1	±2	
EL	Integral linearity error	DDA NEI	±1.5	±3	

^{1.} Guaranteed by characterization results.

Max⁽¹⁾ **Symbol Parameter Test conditions** Тур Unit Total unadjusted error ΕT ±4 ±7 f_{ADC} =36 MHz, ±3 EO Offset error ±2 $V_{DDA} = 2.4 \text{ to } 3.6 \text{ V},$ LSB EG Gain error ±3 ±6 $V_{REF} = 1.7 \text{ to } 3.6 \text{ V}$ ED Differential linearity error $V_{DDA} - V_{REF} < 1.2 V$ ±2 ±3 EL Integral linearity error ±3 ±6

Table 70. ADC static accuracy at f_{ADC} = 36 MHz

Table 71. ADC dynamic accuracy at f_{ADC} = 18 MHz - limited test conditions⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =18 MHz	10.3	10.4	-	bits
SINAD	Signal-to-noise and distortion ratio	V _{DDA} = V _{REF+} = 1.7 V Input Frequency = 20 kHz Temperature = 25 °C	64	64.2	-	
SNR	Signal-to-noise ratio		64	65	-	dB
THD	Total harmonic distortion		- 67	- 72	-	

^{1.} Guaranteed by characterization results.

Table 72. ADC dynamic accuracy at f_{ADC} = 36 MHz - limited test conditions⁽¹⁾

Symbol	Parameter	Test conditions	Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} =36 MHz	10.6	10.8	-	bits
SINAD	Signal-to noise and distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	66	67	-	
SNR	Signal-to noise ratio	Input Frequency = 20 kHz	64	68	-	dB
THD	Total harmonic distortion	Temperature = 25 °C	- 70	- 72	-	

^{1.} Guaranteed by characterization results.

Note:

ADC accuracy vs. negative injection current: injecting a negative current on any analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

Any positive injection current within the limits specified for $I_{INJ(PIN)}$ and $\Sigma I_{INJ(PIN)}$ in Section 6.3.20 does not affect the ADC accuracy.



DS11853 Rev 9 153/226

^{1.} Guaranteed by characterization results.




Figure 48. ADC accuracy characteristics

- 1. See also Table 69.
- 2. Example of an actual transfer curve.
- 3. Ideal transfer curve.
- 4. End point correlation line.
- E_T = Total Unadjusted Error: maximum deviation between the actual and the ideal transfer curves. EO = Offset Error: deviation between the first actual transition and the first ideal one.
 - EG = Gain Error: deviation between the last ideal transition and the last actual one.
 - ED = Differential Linearity Error: maximum deviation between actual steps and the ideal one. EL = Integral Linearity Error: maximum deviation between any actual transition and the end point correlation line.





Figure 49. Typical connection diagram using the ADC

- Refer to Table 67 for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- C_{parasitic} represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 5 pF). A high C_{parasitic} value downgrades conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 50* or *Figure 51*, depending on whether V_{REF+} is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed them as close as possible to the chip.



1. V_{REF+} input is available on all the packages except LQFP64, whereas the V_{REF-} is available only on UFBGA176 and UFBGA144. When V_{REF-} is not available, it is internally connected to V_{SSA} .




Figure 51. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. V_{REF+} input is available on all the packages except LQFP64, whereas the V_{REF-} is available only on UFBGA176 and UFBGA144. When V_{REF-} is not available, it is internally connected to V_{SSA} .

5

DS11853 Rev 9

6.3.25 Temperature sensor characteristics

Table 73. Temperature sensor characteristics

Symbol	Parameter		Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature	-	±1	<u>±2</u>	°C
Avg_Slope ⁽¹⁾	Average slope	-	2.5	-	mV/°C
V ₂₅ ⁽¹⁾	Voltage at 25 °C	-	0.76	-	V
t _{START} (2)	Startup time	-	6	10	μs
T _{S_temp} ⁽²⁾	ADC sampling time when reading the temperature (1 °C accuracy)	10	-	-	μs

^{1.} Guaranteed by characterization results.

Table 74. Temperature sensor calibration values

Symbol	Parameter	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C, V _{DDA} = 3.3 V	0x1FF0 7A2C - 0x1FF0 7A2D
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C, V _{DDA} = 3.3 V	0x1FF0 7A2E - 0x1FF0 7A2F

6.3.26 V_{BAT} monitoring characteristics

Table 75. V_{BAT} monitoring characteristics

Symbol	Parameter		Тур	Max	Unit
R	Resistor bridge for V _{BAT}		50	-	ΚΩ
Q	Ratio on V _{BAT} measurement		4	-	-
Er ⁽¹⁾	Error on Q	-1	-	+1	%
T _{S_vbat} ⁽²⁾⁽²⁾	ADC sampling time when reading the V _{BAT} 1 mV accuracy	5	-	ı	μs

^{1.} Guaranteed by design.

6.3.27 Reference voltage

The parameters given in *Table 76* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 16*.

Table 76. internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT}	Internal reference voltage	-40 °C < T _A < +105 °C	1.18	1.21	1.24	V
T _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage	-	10	-	-	μs
V _{RERINT_s} ⁽²⁾	Internal reference voltage spread over the temperature range	V _{DD} = 3V ± 10mV	-	3	5	mV



^{2.} Guaranteed by design.

^{2.} Shortest sampling time can be determined in the application by multiple iterations.

Table 76. internal reference voltage (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{Coeff} ⁽²⁾	Temperature coefficient	-	-	30	50	ppm/°C
t _{START} (2)	Startup time	-	-	6	10	μs

- 1. Shortest sampling time can be determined in the application by multiple iterations.
- 2. Guaranteed by design.

Table 77. Internal reference voltage calibration values

Symbol	Parameter	Memory address
V _{REFIN_CAL}	Raw data acquired at temperature of 30 °C _{VDDA} = 3.3 V	0x1FF0 7A2A - 0x1FF0 7A2B

6.3.28 DAC electrical characteristics

Table 78. DAC characteristics

Symbol	Parai	meter	Min	Тур	Max	Unit	Comments
V _{DDA}	Analog supply voltage		1.7 ⁽¹⁾	-	3.6	V	-
V _{REF+}	Reference supply voltage		1.7 ⁽¹⁾	-	3.6	V	V _{REF+} ≤V _{DDA}
V _{SSA}	Ground		0	-	0	V	-
R _{LOAD} ⁽²⁾	Resistive load	Connected to V _{SSA}	5	ı	-	kΩ	-
L'LOAD'	with buffer ON	Connected to V _{DDA}	25	-	-	kΩ	-
R _O ⁽²⁾	Impedance output with buffer OFF		1	-	15	kΩ	When the buffer is OFF, the Minimum resistive load between DAC_OUT and V_{SS} to have a 1% accuracy is 1.5 M Ω
C _{LOAD} ⁽²⁾	Capacitive load	d	-	-	50	pF	Maximum capacitive load at DAC_OUT pin (when the buffer is ON).
DAC_OUT min ⁽²⁾	Lower DAC_O with buffer ON		0.2	-	-	٧	It gives the maximum output excursion of the DAC. It corresponds to 12-bit input code
DAC_OUT max ⁽²⁾	Higher DAC_C with buffer ON		1	-	V _{DDA} - 0.2	V	(0x0E0) to (0xF1C) at V _{REF+} = 3.6 V and (0x1C7) to (0xE38) at V _{REF+} = 1.7 V
DAC_OUT min ⁽²⁾	Lower DAC_O with buffer OF		1	0.5	-	mV	It gives the maximum output excursion of
DAC_OUT max ⁽²⁾	Higher DAC_C with buffer OF		ı	ı	V _{REF+} - 1LSB	V	the DAC.



Table 78. DAC characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit	Comments
I _{VREF+} (4)	DAC DC V _{REF} current	-	170	240		With no load, worst code (0x800) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
VREF+` ′	consumption in quiescent mode (Standby mode)	-	50	75	μA	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
(1)	DAC DC V _{DDA} current	-	280	380	μA	With no load, middle code (0x800) on the inputs
I _{DDA} ⁽⁴⁾	consumption in quiescent mode ⁽³⁾	-	475	625	μΑ	With no load, worst code (0xF1C) at V _{REF+} = 3.6 V in terms of DC consumption on the inputs
DNL ⁽⁴⁾	Differential non linearity Difference between two	-	-	±0.5	LSB	Given for the DAC in 10-bit configuration.
	consecutive code-1LSB)	-	-	±2	LSB	Given for the DAC in 12-bit configuration.
	Integral non linearity	-	-	±1	LSB	Given for the DAC in 10-bit configuration.
INL ⁽⁴⁾	(difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 1023)	-	1	±4	LSB	Given for the DAC in 12-bit configuration.
	Offset error	-	-	±10	mV	Given for the DAC in 12-bit configuration
Offset ⁽⁴⁾	(difference between measured value at Code	-	-	±3	LSB	Given for the DAC in 10-bit at V _{REF+} = 3.6 V
	(0x800) and the ideal value = V _{REF+} /2)	-	-	±12	LSB	Given for the DAC in 12-bit at V _{REF+} = 3.6 V
Gain error ⁽⁴⁾	Gain error	-	-	±0.5	%	Given for the DAC in 12-bit configuration
t _{SETTLING} ⁽⁴⁾	Settling time (full scale: for a 10-bit input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±4LSB	-	3	6	μs	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
THD ⁽⁴⁾	Total Harmonic Distortion Buffer ON	-	-	-	dB	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB)	-	-	1	MS/s	$C_{LOAD} \le 50 \text{ pF},$ $R_{LOAD} \ge 5 \text{ k}\Omega$



Symbol	Parameter	Min	Тур	Max	Unit	Comments
t _{WAKEUP} ⁽⁴⁾	Wakeup time from off state (Setting the ENx bit in the DAC Control register)	-	6.5	10		$C_{LOAD} \le 50$ pF, $R_{LOAD} \ge 5$ k Ω input code between lowest and highest possible ones.
PSRR+ (2)	Power supply rejection ratio (to V _{DDA}) (static DC measurement)	ı	-67	-40	dB	No R _{LOAD} , C _{LOAD} = 50 pF

Table 78. DAC characteristics (continued)

- V_{DDA} minimum value of 1.7 V is obtained with the use of an external power supply supervisor (refer to Section 3.15.2: Internal reset OFF).
- 2. Guaranteed by design.
- The quiescent mode corresponds to a state where the DAC maintains a stable output level to ensure that no dynamic consumption occurs.
- 4. Guaranteed by characterization results.




Figure 52. 12-bit buffered /non-buffered DAC

The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.29 **Communications interfaces**

I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s.
- Fast-mode Plus (Fm+): with a bit rate up to 1Mbit/s.

The I²C timings requirements are guaranteed by design when the I2C peripheral is properly configured (refer to RM0431 reference manual) and when the I2CCLK frequency is greater than the minimum shown in the table below:

DS11853 Rev 9

159/226

Symbol Parameter Condition Min Unit Standard-mode 2 Analog Filter ON 10 DNF=0 Fast-mode Analog Filter OFF **I2CCLK** 9 f(I2CCLK) DNF=1 MHz frequency Analog Filter ON 22.5 DNF=0 Fast-mode Plus Analog Filter OFF 16 DNF=1

Table 79. Minimum I2CCLK frequency in all I2C modes

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The 20mA output drive requirement in Fast-mode Plus is not supported. This limits the maximum load C_{load} supported in Fm+, which is given by these formulas:

- Tr(SDA/SCL)=0.8473 x R_p x C_{load}
- $R_p(min) = (V_{DD} V_{OL}(max))/I_{OL}(max)$

Where Rp is the I2C lines pull-up. Refer to *Section 6.3.20: I/O port characteristics* for the I2C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:

Table 80. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

- 1. Guaranteed by characterization results.
- 2. Spikes with widths below $t_{AF(min)}$ are filtered.
- 3. Spikes with widths above $t_{AF(max)}$ are not filtered

SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 81* for the SPI interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 81. SPI dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode SPI1,4,5 2.7≤VDD≤3.6	-	-	54 ⁽²⁾	
		Master mode SPI1,4,5 1.71≤VDD≤3.6	-	-	27	
		Master transmitter mode SPI1,4,5 1.71≤VDD≤3.6	-	-	54	
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Slave receiver mode SPI1,4,5 1.71≤VDD≤3.6	-	-	54	MHz
		Slave mode transmitter/full duplex SPI1,4,5 2.7≤VDD≤3.6		-	50 ⁽³⁾	
		Slave mode transmitter/full duplex SPI1,4,5 1.71≤VDD≤3.6	-	-	37 ⁽³⁾	
		Master & Slave mode SPI2,3 1.71≤VDD≤3.6	-	-	27	
tsu(NSS)	NSS setup time	Slave mode, SPI presc = 2	4xTpclk	-	-	
th(NSS)	NSS hold time	Slave mode, SPI presc = 2	2xTpclk	-	-	ns
tw(SCKH) tw(SCKL)	SCK high and low time	Master mode	Tpclk-1	Tpclk	Tpclk+1	



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tsu(MI)	Data input setup time	Master mode	5	-	-	
tsu(SI)	Data input setup time	Slave mode	2	-	-	
th(MI)	Data input hold time	Master mode	3	-	-	
th(SI)	Data input hold time	Slave mode	1	-	-	
ta(SO)	Data output access time	Slave mode	7	9	21	
tdis(SO)	Data output disable time	Slave mode	5	7	12	ns
tv(80)		Slave mode 2.7≤VDD≤3.6V	-	6.5	10	1.0
tv(SO)	Data output valid time	Slave mode 1.71≤VDD≤3.6V	-	6.5	13.5	
tv(MO)		Master mode	-	2	3	
th(SO)	Data output hold time	Slave mode 1.71≤VDD≤3.6V	4.5	-	-	
th(MO)		Master mode	0	-	-	

Table 81. SPI dynamic characteristics⁽¹⁾ (continued)

- 1. Guaranteed by characterization results.
- 2. Excepting SPI1 with SCK IO=PA5. In this configuration, the maximum achievable frequency is 40 MHz.
- Maximum frequency of the slave transmitter is determined by sum of Tv(SO) and Tsu(MI) intervals which has to fit into SCK level phase preceding the SCK sampling edge. This value can be achieved when it communicates with a Master having Tsu(MI) = 0 while signal Duty(SCK) = 50%.




Figure 53. SPI timing diagram - slave mode and CPHA = 0






Figure 54. SPI timing diagram - slave mode and CPHA = 1





I²S interface characteristics

Unless otherwise specified, the parameters given in *Table 82* for the I^2S interface are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CK, SD, WS).

Table 82. I²S dynamic characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCK}	I2S Main clock output	-	256 x 8K	256xFs ⁽²⁾	MHz
f	125 alook froguency	Master data: 32 bits	-	64xFs	MHz
f _{CK}	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVITIZ
D _{CK}	I2S clock frequency duty cycle	Slave receiver	30	70	%
t _{v(WS)}	WS valid time	Master mode	-	3	
t _{h(WS)}	WS hold time	Master mode	0	-	
t _{su(WS)}	WS setup time	Slave mode	5	-	
t _{h(WS)}	WS hold time	Slave mode	2	-	
t _{su(SD_MR)}	Data input setup time	Master receiver	2.5	-	
t _{su(SD_SR)}	Data input setup time	Slave receiver	2.5	-	ns
t _{h(SD_MR)}	Data input hold time	Master receiver	3.5	-	115
t _{h(SD_SR)}	Data input noid time	Slave receiver	2	-	
t _{v(SD_ST)}	Data output valid time	Slave transmitter (after enable edge)	-	12	
t _{v(SD_MT)}	Data output valid time	Master transmitter (after enable edge)	-	3	
t _{h(SD_ST)}	Data output hold time	Slave transmitter (after enable edge)	5	-	
t _{h(SD_MT)}	Data output noid time	Master transmitter (after enable edge)	0	-	

^{1.} Guaranteed by characterization results.

Note:

Refer to RM0431 reference manual I2S section for more details on the sampling frequency (F_S) .

 f_{MCK} , f_{CK} , and D_{CK} values reflect only the digital peripheral behavior. The values of these parameters might be slightly impacted by the source clock precision. D_{CK} depends mainly on the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). F_S maximum value is supported for each mode/condition.



^{2. 256}xFs maximum is 49.152 MHz (APB1 Maximum frequency).




Figure 56. I²S slave timing diagram (Philips protocol)⁽¹⁾

1. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 57. I²S master timing diagram (Philips protocol)⁽¹⁾

 LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

47/

DS11853 Rev 9 165/226

SAI characteristics

Unless otherwise specified, the parameters given in *Table 83* for SAI are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and VDD supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 10
- Capacitive load C=30 pF
- Measurement points are performed at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (SCK,SD,WS).

Table 83. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{MCKL}	SAI main clock output	-	256x8K	256xFs	
F	SAI clock frequency ⁽²⁾	Master data: 32 bits	-	128xFs ⁽³⁾	MHz
F _{CK}	SAI clock frequency (-/	Slave data: 32 bits	-	128xFs ⁽³⁾	
	FS valid time	Master mode 2.7≤VDD≤3.6V	-	18	
t _{v(FS)}	rs valid time	Master mode 1.71≤VDD≤3.6V	-	20	
t _{su(FS)}	FS setup time	Slave mode	1	-	
4	FS hold time	Master mode	7	-	
t _{h(FS)}	rs noid time	Slave mode	0.5	-	
t _{su(SD_A_MR)}	Data input actus time	Master receiver	1	-	
t _{su(SD_B_SR)}	Data input setup time	Slave receiver	2.5	-	
t _{h(SD_A_MR)}	Data input hold time	Master receiver	3.5	-	
t _{h(SD_B_SR)}	- Data iriput riolu tirrie	Slave receiver	0.5	-	ns
4	Data output valid time	Slave transmitter (after enable edge) 2.7≤VDD≤3.6V	-	11	
t _{v(SD_B_MT)}	Data output valid time	Slave transmitter (after enable edge) 1.71≤VDD≤3.6V	-	18	
t _{h(SD_B_ST)}	Data output hold time	Slave transmitter (after enable edge)	5	-	
+	Data output valid time	Master transmitter (after enable edge) 2.7≤VDD≤3.6V	-	16	
t _{v(SD_A_MT)}	Data Output valid time	Master transmitter (after enable edge) 1.71≤VDD≤3.6V	-	18.5	
t _{h(SD_A_MT)}	Data output hold time	Master transmitter (after enable edge)	7.5	-	

- 1. Guaranteed by characterization results.
- 2. APB clock frequency must be at least twice SAI clock frequency.
- 3. With Fs = 192 kHz.

4





Figure 58. SAI master timing waveforms





USB OTG full speed (FS) characteristics

This interface is present in both the USB OTG HS and USB OTG FS controllers.

Table 84. USB OTG full speed startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB OTG full speed transceiver startup time	1	μs

^{1.} Guaranteed by design.

Table 85. USB OTG full speed DC electrical characteristics

Syn	nbol	Parameter	Conditions	Min. (1)	Тур.	Max. ⁽	Unit
V _{DDUSB}		USB OTG full speed transceiver operating voltage	-	3.0 ⁽²⁾	-	3.6	V
Input levels	V _{DI} ⁽³⁾	Differential input sensitivity	I(USB_FS_DP/DM, USB_HS_DP/DM)	0.2	-	-	
ieveis	V _{CM} ⁽³⁾	Differential common mode range	Includes V _{DI} range	0.8	-	2.5	V
	V _{SE} ⁽³⁾	Single ended receiver threshold	-	1.3	-	2.0	
Output	V_{OL}	Static output level low	R _L of 1.5 kΩ to 3.6 V ⁽⁴⁾	-	-	0.3	V
levels	V_{OH}	Static output level high	R_L of 15 kΩ to $V_{SS}^{(4)}$	2.8	-	3.6	v
		PA11, PA12 (USB_FS_DP/DM)	$V_{IN} = V_{DD}$	14.25	-	24.8	
R _{PD}		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V _{IN} = V _{DD}	2.4	5.2	8	kΩ
R _{PU}		PA12 (USB_FS_DP)	V _{IN} = V _{SS, during idle}	0.9	1.25	1.575	
		PA9, PB13 (OTG_FS_VBUS, OTG_HS_VBUS)	V _{IN} = V _{SS, during reception}	0.55	0.95	1.35	

^{1.} All the voltages are measured from the local ground potential.

Note:

When VBUS sensing feature is enabled, PA9 and PB13 should be left at their default state (floating input), not as alternate function. A typical 200 μ A current consumption of the sensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 and PB13 when the feature is enabled.



^{2.} The USB OTG full speed transceiver functionality is ensured down to 2.7 V but not the full USB full speed electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DDUSB} voltage range.

^{3.} Guaranteed by design.

^{4.} $\,$ R_L is the load connected on the USB OTG full speed drivers.

Cross over points

VCRS

VSS

tr
ai14137b

Figure 60. USB OTG full speed timings: definition of data signal rise and fall time

Table 86. USB OTG full speed electrical characteristics⁽¹⁾

	Driver characteristics							
Symbol	Parameter	Conditions	Min	Max	Unit			
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _f	Fall time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	111	%			
V _{CRS}	Output signal crossover voltage	-	1.3	2.0	V			
Z _{DRV}	Output driver impedance ⁽³⁾	Driving high or low	28	44	Ω			

^{1.} Guaranteed by design.

USB high speed (HS) characteristics (through ULPI in STM32F722xx devices)

Unless otherwise specified, the parameters given in *Table 89* for ULPI are derived from tests performed under the ambient temperature, f_{HCLK} frequency summarized in *Table 88* and V_{DD} supply voltage conditions summarized in *Table 87*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11, unless otherwise specified
- Capacitive load C = 20 pF, unless otherwise specified
- Measurement points are done at CMOS levels: 0.5V_{DD}.

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

Table 87. USB HS DC electrical characteristics

Sym	bol	Parameter	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit
Input level	V_{DD}	USB OTG HS operating voltage	1.7	3.6	V

1. All the voltages are measured from the local ground potential.

577

DS11853 Rev 9 169/226

Measured from 10% to 90% of the data signal. For more detailed informations, refer to USB Specification -Chapter 7 (version 2.0).


^{3.} No external termination series resistors are required on DP (D+) and DM (D-) pins since the matching impedance is included in the embedded driver.

Table 88. USB HS clock timing parameters⁽¹⁾

Symbol	Parameter		Min	Тур	Max	Unit
-	f _{HCLK} value to guarantee proper operation of USB HS interface		30	-	-	MHz
F _{START_8BIT}	Frequency (first transition)	8-bit ±10%	54	60	66	MHz
F _{STEADY}	Frequency (steady state) ±500	ppm	59.97	60	60.03	MHz
D _{START_8BIT}	Duty cycle (first transition)	8-bit ±10%	40	50	60	%
D _{STEADY}	Duty cycle (steady state) ±500	ppm	49.975	50	50.025	%
t _{STEADY}	Time to reach the steady state duty cycle after the first transiti		-	-	1.4	ms
t _{START_DEV}	Clock startup time after the	Peripheral	-	-	5.6	mo
t _{START_HOST}	de-assertion of SuspendM	Host	-	-	-	ms
t _{PREP}	PHY preparation time after the first transition of the input clock		-	-	-	μs

^{1.} Guaranteed by design.

Figure 61. ULPI timing diagram



Symbol **Conditions** Unit **Parameter** Min. Тур. Max. Control in (ULPI DIR, ULPI NXT) setup time 1.5 t_{SC} Control in (ULPI DIR, ULPI NXT) hold time 1 t_{HC} t_{SD} Data in setup time 1.5 Data in hold time 1 t_{HD} $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ ns $C_L = 20 \text{ pF and}$ OSPEEDRy[1:0] = 11 6 7.5 Data/control output delay t_{DC}/t_{DD} $1.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V},$ 9.5 11 $C_1 = 15 pF and$ OSPEEDRy[1:0] = 11

Table 89. Dynamic characteristics: USB ULPI⁽¹⁾

USB high speed (HS) characteristics (embedded PHY High speed on STM32F723xx devices)

Table 90. USB OTG high speed DC electrical characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{hssq}	High speed squelch detection threshold	-	100	-	150	mV
V _{hsdsc}	High speed disconnect detection threshold	-	525	-	625	mV
V _{hsdif}	High speed differential detection threshold	-	100	-	-	mV
V _{hscm}	High speed data signaling common mode voltage range	-	-50	-	500	mV
V _{hsoi}	High speed idle level	-	-10	-	10	mV
V _{hsoh}	High speed data signaling high	-	360	-	440	mV
V _{hsol}	High speed data signaling low	-	-10	-	10	mV
V _{chirpj}	Chirp J level	-	700	-	1100	mV
V _{chirpk}	Chirp K level	-	-900	-	-500	mV

Table 91. USB OTG high speed electrical characteristics

Parameter	Comments	Conditions	Min	Тур	Max	Unit
t _{lr}	Rise time	-	0.5	-	-	ns
t _{lf}	Fall time	-	0.5	-	-	ns
t _{lrfm}	Setup time from INHSDRIVERENABLE=1 to the transition on INHSDATAP/INHSDATAN	-	10	-	1	ns
Z _{drv}	Driver output impedance	-	40.5	-	49.5	Ω



DS11853 Rev 9 171/226

^{1.} Guaranteed by characterization results.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
1	Primary detection mode consumption	-	-	-	300	
I _{DDUSB}	Secondary detection mode consumption	-	-	-	300	μA
R _{DAT_LKG}	Data line leakage resistance	-	300	-	-	kΩ
V _{DAT_LKG}	Data line leakage voltage	-	0.0	-	3.6	V
R _{DCP_DAT}	Dedicated charging port resistance across D+/D-	-	-	-	200	Ω
V _{LGC_HI}	Logic high	-	2.0	-	3.6	
V _{LGC_LOW}	Logic low	-	-	-	0.8	
VL _{GC}	Logic threshold	-	0.8	-	2.0	V
V _{DAT_REF}	Data detect voltage	-	0.25	-	3.6	V
V _{DP_SRC}	D+ source voltage	-	0.5	-	3.6	
V _{DM_SRC}	D- source voltage	-	0.5	-	3.6	
I _{DM_SINK}	D- sink current	-	25	-	175	
I _{DP_SINK}	D+ sink current	-	25	-	175	μΑ
I _{DP_SRC}	Data contact detect current source	-	7	-	30	

Table 92. USB FS PHY BCD electrical characteristics

CAN (controller area network) interface

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics (CANx_TX and CANx_RX).

6.3.30 FMC characteristics

Unless otherwise specified, the parameters given in *Table 93* to *Table 106* for the FMC interface are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 62 through Figure 65 represent asynchronous waveforms and Table 93 through Table 100 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime = 0x1
- AddressHoldTime = 0x1
- DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- BusTurnAroundDuration = 0x0
- Capacitive load CL = 30 pF

In all timing tables, the T_{HCLK} is the HCLK clock period






Figure 62. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 93. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	2Thclk -1	2Thclk +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	0	0.5	
t _{w(NOE)}	FMC_NOE low time	2Thclk -1	2Thclk +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{h(A_NOE)}	Address hold time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	ns
t _{h(BL_NOE)}	FMC_BL hold time after FMC_NOE high	0	-	115
t _{su(Data_NE)}	Data to FMC_NEx high setup time	Thclk -1.5	-	
t _{su(Data_NOE)}	Data to FMC_NOEx high setup time	Thclk -1.5	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	Thclk -0.5	

^{1.} $C_L = 30 pF$.

Table 94. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT $timings^{(1)}$

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	7Thclk +1	7Thclk +1	
t _{w(NOE)}	FMC_NWE low time	5Thclk -1	5Thclk +1	ns
t _{w(NWAIT)}	FMC_NWAIT low time	Thclk -0.5	-	113
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5Thclk +1.5	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk +1	-	

^{1.} Guaranteed by characterization results.

DS11853 Rev 9 174/226






Figure 63. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

1. Mode 2/B, C and D only. In Mode 1, FMC_NADV is not used.

Table 95. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3Thclk +1	3Thclk +1	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	Thclk - 0.5	Thclk +0.5	
t _{w(NWE)}	FMC_NWE low time	Thclk - 1.5	Thclk +0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	Thclk	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	Thclk - 0.5	-	ns
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	113
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	Thclk - 0.5	-	
t _{v(Data_NE)}	Data to FMC_NEx low to Data valid	-	Thclk +1.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	Thclk +0.5	-	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	-	0	
t _{w(NADV)}	FMC_NADV low time	-	Thclk - 0.5	

^{1.} Guaranteed by characterization results.




DS11853 Rev 9 175/226

Table 96. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8Thclk -1	8Thclk +1	
t _{w(NWE)}	FMC_NWE low time	6Thclk -1.5	6Thclk +0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6Thclk -1	-	115
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk + 2	-	

^{1.} Guaranteed by characterization results.

Figure 64. Asynchronous multiplexed PSRAM/NOR read waveforms



47/

Table 97. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	3Thclk -1	3Thclk +1	
t _{v(NOE_NE)}	FMC_NEx low to FMC_NOE low	2Thclk	2Thclk +0.5	
t _{tw(NOE)}	FMC_NOE low time	Thclk -1	Thclk +1	
t _{h(NE_NOE)}	FMC_NOE high to FMC_NE high hold time	0	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0.5	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	Thclk -0.5	Thclk +1	
t _{h(AD_NADV)}	FMC_AD(address) valid hold time after FMC_NADV high)	Thclk +0.5	-	ns
t _{h(A_NOE)}	Address hold time after FMC_NOE high	Thclk -0.5	-	
t _{h(BL_NOE)}	FMC_BL time after FMC_NOE high	0	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{su(Data_NE)}	Data to FMC_NEx high setup time	Thclk -1.5	-	
t _{su(Data_NOE)}	Data to FMC_NOE high setup time	Thclk -1.5	-	
t _{h(Data_NE)}	Data hold time after FMC_NEx high	0	-	
t _{h(Data_NOE)}	Data hold time after FMC_NOE high	0	-	

^{1.} Guaranteed by characterization results.

Table 98. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	8Thclk -1	8Thclk +1	
t _{w(NOE)}	FMC_NWE low time	5Thclk -1.5	8Thclk +0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	5Thclk +1.5	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk +1	-	

^{1.} Guaranteed by characterization results.




Figure 65. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 99. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	4Thclk -1	4Thclk +1	
t _{v(NWE_NE)}	FMC_NEx low to FMC_NWE low	Thclk -0.5	Thclk +0.5	
t _{w(NWE)}	FMC_NWE low time	2Thclk -0.5	2Thclk +0.5	
t _{h(NE_NWE)}	FMC_NWE high to FMC_NE high hold time	Thclk -0.5	-	
t _{v(A_NE)}	FMC_NEx low to FMC_A valid	-	0	
t _{v(NADV_NE)}	FMC_NEx low to FMC_NADV low	0	0.5	
t _{w(NADV)}	FMC_NADV low time	Thclk	Thclk +1	ns
t _{h(AD_NADV)}	FMC_AD(adress) valid hold time after FMC_NADV high)	Thclk +0.5	-	
t _{h(A_NWE)}	Address hold time after FMC_NWE high	Thclk +0.5	-	
t _{h(BL_NWE)}	FMC_BL hold time after FMC_NWE high	Thclk -0.5	-	
t _{v(BL_NE)}	FMC_NEx low to FMC_BL valid	-	0.5	
t _{v(Data_NADV)}	FMC_NADV high to Data valid	-	Thclk +1.5	
t _{h(Data_NWE)}	Data hold time after FMC_NWE high	Thclk +0.5	_	

1. Guaranteed by characterization results.

Table 100. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	FMC_NE low time	9Thclk - 1	9Thclk + 1	
t _{w(NWE)}	FMC_NWE low time	7Thclk -0.5	7Thclk + 0.5	ns
t _{su(NWAIT_NE)}	FMC_NWAIT valid before FMC_NEx high	6Thclk + 2	-	
t _{h(NE_NWAIT)}	FMC_NEx hold time after FMC_NWAIT invalid	4Thclk - 1	-	

^{1.} Guaranteed by characterization results.

Synchronous waveforms and timings

Figure 66 through Figure 69 represent synchronous waveforms and Table 101 through Table 104 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable;
- MemoryType = FMC MemoryType CRAM;
- WriteBurst = FMC_WriteBurst_Enable;
- CLKDivision = 1;
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM
- CL = 30 pF on data and address lines. CL = 10 pF on FMC_CLK unless otherwise specified.

In all timing tables, the T_{HCLK} is the HCLK clock period.

- For 2.7 V $\!\leq\!$ V $_{DD}\!\leq\!$ 3.6 V, maximum FMC_CLK = 108 MHz at CL=20 pF or 90 MHz at CL=30 pF (on FMC_CLK).
- For 1.71 $V \le V_{DD}$ <2.7 V, maximum FMC_CLK = 70 MHz at CL=10 pF (on FMC_CLK).




Figure 66. Synchronous multiplexed NOR/PSRAM read timings

Table 101. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2Thclk - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH_NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	Thclk + 0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	ns
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	Thclk - 0.5	-	
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	2	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{su(ADV-CLKH)}	FMC_A/D[15:0] valid data before FMC_CLK high	1.5	-	
t _{h(CLKH-ADV)}	FMC_A/D[15:0] valid data after FMC_CLK high	3	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

^{1.} Guaranteed by characterization results.




Figure 67. Synchronous multiplexed PSRAM write timings

Table 102. Synchronous multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2Thclk - 0.5	-	
t _{d(CLKL-NExL)}	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	Thclk +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	1	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	
t _{d(CLKL-NWEL)}	FMC_CLK low to FMC_NWE low	-	1.5	200
t _(CLKH-NWEH)	FMC_CLK high to FMC_NWE high	Thclk +0.5	-	ns
t _{d(CLKL-ADV)}	FMC_CLK low to FMC_AD[15:0] valid	-	3	
t _{d(CLKL-ADIV)}	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
t _{d(CLKL-DATA)}	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	
t _{d(CLKL-NBLL)}	FMC_CLK low to FMC_NBL low	-	2	
t _{d(CLKH-NBLH)}	FMC_CLK high to FMC_NBL high	Thclk +0.5	-	
t _{su(NWAIT-CLKH)}	FMC_NWAIT valid before FMC_CLK high	2	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	3	-	

^{1.} Guaranteed by characterization results.







Figure 68. Synchronous non-multiplexed NOR/PSRAM read timings

Table 103. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	FMC_CLK period	2Thclk - 0.5	-	
t _(CLKL-NExL)	FMC_CLK low to FMC_NEx low (x=02)	-	2	
t _{d(CLKH-NExH)}	FMC_CLK high to FMC_NEx high (x= 02)	Thclk +0.5	-	
t _{d(CLKL-NADVL)}	FMC_CLK low to FMC_NADV low	-	0.5	
t _{d(CLKL-NADVH)}	FMC_CLK low to FMC_NADV high	0	-	
t _{d(CLKL-AV)}	FMC_CLK low to FMC_Ax valid (x=1625)	-	3	
t _{d(CLKH-AIV)}	FMC_CLK high to FMC_Ax invalid (x=1625)	Thclk	-	ns
t _{d(CLKL-NOEL)}	FMC_CLK low to FMC_NOE low	-	2	
t _{d(CLKH-NOEH)}	FMC_CLK high to FMC_NOE high	Thclk -0.5	-	
t _{su(DV-CLKH)}	FMC_D[15:0] valid data before FMC_CLK high	1.5	-	
t _{h(CLKH-DV)}	FMC_D[15:0] valid data after FMC_CLK high	3	-	
t _(NWAIT-CLKH)	FMC_NWAIT valid before FMC_CLK high	3	-	
t _{h(CLKH-NWAIT)}	FMC_NWAIT valid after FMC_CLK high	2	-	

1. Guaranteed by characterization results.



Symbol Parameter Min Max Unit FMC CLK period 2Thclk - 0.5 t_(CLK) FMC CLK low to FMC NEx low (x=0..2) 2 t_{d(CLKL-NExL)} FMC CLK high to FMC NEx high (x = 0...2)Thclk +0.5 t_(CLKH-NExH) FMC CLK low to FMC NADV low 0.5 t_{d(CLKL-NADVL)} FMC_CLK low to FMC_NADV high 0 t_{d(CLKL-NADVH)} FMC CLK low to FMC Ax valid (x=16...25) 3 t_{d(CLKL-AV)} FMC CLK high to FMC Ax invalid (x=16...25) Thclk t_{d(CLKH-AIV)} ns FMC_CLK low to FMC_NWE low 1.5 t_{d(CLKL-NWEL)} FMC CLK high to FMC NWE high Thclk +1 t_{d(CLKH-NWEH)} FMC_D[15:0] valid data after FMC_CLK low t_{d(CLKL-Data)} 3 FMC_CLK low to FMC_NBL low 2 t_{d(CLKL-NBLL)} FMC_CLK high to FMC_NBL high Thclk +1 t_{d(CLKH-NBLH)} 2 FMC NWAIT valid before FMC CLK high t_{su(NWAIT-CLKH)} 3.5 FMC_NWAIT valid after FMC_CLK high th(CLKH-NWAIT)

Table 104. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

NAND controller waveforms and timings

Figure 70 through Figure 73 represent synchronous waveforms, and Table 105 and Table 106 provide the corresponding timings. The results shown in this table are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC_SetupTime = 0x01
- ATT.FMC WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC_Bank_NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC ECC Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T_{HCLK} is the HCLK clock period.

^{1.} Guaranteed by characterization results.

FMC_NCEx

ALE (FMC_A17)
CLE (FMC_A16)

FMC_NWE

Th(NOE-ALE)

FMC_NOE (NRE)

Th(NOE-ALE)

FMC_D[15:0]

MS32767V1

Figure 70. NAND controller waveforms for read access

Figure 71. NAND controller waveforms for write access





Figure 72. NAND controller waveforms for common memory read access



DS11853 Rev 9

187/226




Figure 73. NAND controller waveforms for common memory write access

Table 105. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(N0E)}	FMC_NOE low width	4Thclk -0.5	4Thclk +0.5	
t _{su(D-NOE)}	FMC_D[15-0] valid data before FMC_NOE high	11	-	
t _{h(NOE-D)}	FMC_D[15-0] valid data after FMC_NOE high	0	-	ns
t _{d(ALE-NOE)}	FMC_ALE valid before FMC_NOE low	-	3Thclk +1.5	
t _{h(NOE-ALE)}	FMC_NWE high to FMC_ALE invalid	4Thclk - 2	-	

^{1.} Guaranteed by characterization results.

Table 106. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	ol Parameter		Max	Unit
t _{w(NWE)}	FMC_NWE low width	4Thclk -0.5	4Thclk +0.5	
t _{v(NWE-D)}	FMC_NWE low to FMC_D[15-0] valid	0	-	
t _{h(NWE-D)}	FMC_NWE high to FMC_D[15-0] invalid	2Thclk - 1	-	ne
t _{d(D-NWE)}	FMC_D[15-0] valid before FMC_NWE high	5Thclk - 1	-	ns
t _{d(ALE-NWE)}	FMC_ALE valid before FMC_NWE low	-	3Thclk +1.5	
t _{h(NWE-ALE)}	FMC_NWE high to FMC_ALE invalid	2Thclk - 2	-	

^{1.} Guaranteed by characterization results.

4

SDRAM waveforms and timings

• CL = 30 pF on data and address lines. CL = 10 pF on FMC_SDCLK unless otherwise specified.

In all timing tables, the T_{HCLK} is the HCLK clock period.

- For 3.0 V≤V_{DD}≤3.6 V, maximum FMC_SDCLK= 100 MHz at CL=20 pF (on FMC_SDCLK).
- For 2.7 V≤V_{DD}≤3.6 V, maximum FMC_SDCLK = 90 MHz at CL=30 pF (on FMC_SDCLK).
- For 1.71 V \leq V_{DD}<1.9 V, maximum FMC_SDCLK = 70 MHz at CL=10 pF (on FMC_SDCLK).




Figure 74. SDRAM read access waveforms (CL = 1)

Table 107. SDRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{su(SDCLKH _Data)}	Data input setup time	2.5	-	
t _{h(SDCLKH_Data)}	Data input hold time	1	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _{d(SDCLKL-SDNE)}	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0.5	-	113
t _{d(SDCLKL_SDNRAS)}	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _{d(SDCLKL_SDNCAS)}	SDNCAS valid time	-	1.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.

Table 108. LPSDR SDRAM read timings⁽¹⁾

Symbol Parameter		Min	Max	Unit
t _{W(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{su(SDCLKH_Data)}	Data input setup time	1	-	
t _{h(SDCLKH_Data)}	Data input hold time	3.5	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _d (SDCLKL_SDNE)	Chip select valid time	-	1.5	ns
t _{h(SDCLKL_SDNE)}	Chip select hold time	0	-	115
t _{d(SDCLKL_SDNRAS}	SDNRAS valid time	-	0.5	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0	-	
t _{d(SDCLKL_SDNCAS)}	SDNCAS valid time	-	1.5	
t _{h(SDCLKL_SDNCAS)}	SDNCAS hold time	0	-	

^{1.} Guaranteed by characterization results.




Figure 75. SDRAM write access waveforms

Table 109. SDRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{w(SDCLK)}	FMC_SDCLK period	2Thclk -0.5	2Thclk +0.5	
t _{d(SDCLKL_Data})	Data output valid time	-	1.5	
t _{h(SDCLKL _Data)}	Data output hold time	0	-	
t _{d(SDCLKL_Add)}	Address valid time	-	1.5	
t _d (SDCLKL_SDNWE)	SDNWE valid time	-	1.5	
t _{h(SDCLKL_SDNWE)}	SDNWE hold time	0.5	-	ns
t _{d(SDCLKL_SDNE)}	Chip select valid time	-	1.5	115
t _{h(SDCLKLSDNE)}	Chip select hold time	0.5	-	
t _d (SDCLKL_SDNRAS)	SDNRAS valid time	-	1	
t _{h(SDCLKL_SDNRAS)}	SDNRAS hold time	0.5	-	
t _{d(SDCLKL_SDNCAS)}	SDNCAS valid time	-	1.5	
t _{d(SDCLKL_SDNCAS)}	SDNCAS hold time	0.5	-	

^{1.} Guaranteed by characterization results.



DS11853 Rev 9 191/226

Symbol Parameter Min Max Unit FMC_SDCLK period 2Thclk -0.5 2Thclk +0.5 t_{w(SDCLK)} Data output valid time 2 t_{d(SDCLKL Data)} 0 Data output hold time th(SDCLKL Data) Address valid time 1.5 t_d(SDCLKL_Add) SDNWE valid time 1.5 t_{d(SDCLKL-SDNWE)} SDNWE hold time 0 th(SDCLKL-SDNWE) ns Chip select valid time 0.5 t_{d(SDCLKL-SDNE)} -0. Chip select hold time th(SDCLKL-SDNE) SDNRAS valid time 2 $t_{d(SDCLKL-SDNRAS)}$ SDNRAS hold time 0 th(SDCLKL-SDNRAS) 2 SDNCAS valid time $t_{d(SDCLKL-SDNCAS)}$ SDNCAS hold time 0 $t_{d(SDCLKL-SDNCAS)}$

Table 110. LPSDR SDRAM write timings⁽¹⁾

6.3.31 Quad-SPI interface characteristics

Unless otherwise specified, the parameters given in *Table 111* and *Table 112* for Quad-SPI are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in *Table 16: General operating conditions*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 20 pF
- Measurement points are done at CMOS levels: 0.5 x V_{DD}

Refer to Section 6.3.20: I/O port characteristics for more details on the input/output alternate function characteristics.

Table 111. Quad-SPI characteristics in SDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Fck1/t(CK)	Quad-SPI clock frequency	2.7 V≤V _{DD} <3.6 V CL=20 pF	-	1	108	—— MHz
		1.71 V <v<sub>DD<3.6 V CL=15 pF</v<sub>	-	-	100	



^{1.} Guaranteed by characterization results.

Table 111. Quad-SPI characteristics (continued)in SDR $\mathsf{mode}^{(1)}$ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tw(CKH)	Quad-SPI clock high		t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	
tw(CKL)	and low time	-	t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	
te/INI)	Data input setup time	2.7 V <v<sub>DD<3.6 V</v<sub>	2	-	-	
ts(IN)	Data input setup time	1.71 V <v<sub>DD<3.6 V</v<sub>	2	-	-	
th(IN)	Data input hold time	2.7 V <v<sub>DD<3.6 V</v<sub>	1	-	-	ns
u i(iiv)	Data input noid time	1.71 V <v<sub>DD<3.6 V</v<sub>	2	-	-	
tv(OUT)	Data output valid time	2.7 V <v<sub>DD<3.6 V</v<sub>	-	1.5	2.5	
10(001)	Data output valid time	1.71 V <v<sub>DD<3.6 V</v<sub>	-	1.5	3	
th(OUT)	Data output hold time	-	0.5	-	-	

^{1.} Guaranteed by characterization results.

Table 112. Quad-SPI characteristics in DDR mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		2.7 V <v<sub>DD<3.6 V CL=20 pF</v<sub>	-	-	80	
Fck1/t(CK)	Quad-SPI clock frequency	1.8 V <v<sub>DD<3.6 V CL=15 pF</v<sub>	-	-	80	MHz
		1.71 V <v<sub>DD<3.6 V CL=10 pF</v<sub>	-	-	80	
tw(CKH)	Quad-SPI clock high and low time		t(CK)/2 - 0.5	-	t(CK)/2 + 0.5	
tw(CKL)		-	t(CK)/2 - 0.5	-	t(CK)/2+ 0.5	
ts(IN),	Data input setup time	2.7 V <v<sub>DD<3.6 V</v<sub>	2	-	-	
tsf(IN)		1.71 V <v<sub>DD<2 V</v<sub>	1.5	-	-	
thr(IN),	Data input hold time	2.7 V <v<sub>DD<3.6 V</v<sub>	1.25	-	-	
thf(IN)		1.71 V <v<sub>DD<2 V</v<sub>	1.75	-	-	ns
		2.7 V <v<sub>DD<3.6 V</v<sub>	-	9.5	11.5	115
tvr(OUT), tvf(OUT)	Data output valid time	1.71 V <v<sub>DD<3.6 V DHHC=0</v<sub>	-	9.5	12.25	
		DHHC=1 Pres=1, 2	-	Thclk/2 +2	Thclk/2 +2.5	
4h(OLIT)		DHHC=0	5.5	-	-	
thr(OUT), thf(OUT)	Data output hold time	DHHC=1 Pres=1, 2	Thclk/2 +0.75	-	-	

^{1.} Guaranteed by characterization results.



DS11853 Rev 9 193/226





Figure 76. Quad-SPI timing diagram - SDR mode





6.3.32 SD/SDIO MMC card host interface (SDMMC) characteristics

Unless otherwise specified, the parameters given in *Table 113* for the SDIO/MMC interface are derived from tests performed under the ambient temperature, f_{PCLK2} frequency and V_{DD} supply voltage conditions summarized in *Table 16*, with the following configuration:

- Output speed is set to OSPEEDRy[1:0] = 11
- Capacitive load C = 30 pF
- Measurement points are done at CMOS levels: 0.5V_{DD}

Refer to *Section 6.3.20: I/O port characteristics* for more details on the input/output characteristics.

4

CK
D, CMD
(output)
D, CMD
(input)
ai14887

Figure 78. SDIO high-speed mode

Figure 79. SD default mode




Table 113. Dynamic characteristics: SD / MMC characteristics, V_{DD} =2.7V to 3.6V⁽¹⁾

	, 55					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f_{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-
t _{W(CKL)}	Clock low time	fpp =50 MHz	9	10	-	no
t _{W(CKH)}	Clock high time	fpp =50 MHz	9	10	-	ns
MD, D inp	outs (referenced to CK) in MMC and SI	O HS mode				
t _{ISU}	Input setup time HS	fpp =50 MHz	2	-	-	20
t _{IH}	Input hold time HS	fpp =50 MHz	2	-	-	ns
CMD, D outputs (referenced to CK) in MMC and SD HS mode						
t _{OV}	Output valid time HS	fpp =50 MHz	-	11	12	ns
t _{OH}	Output hold time HS	fpp =50 MHz	9	-	-	1 115

47/

DS11853 Rev 9 195/226

Table 113. Dynamic characteristics: SD / MMC characteristics, V_{DD} =2.7V to 3.6V⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
CMD, D inputs (referenced to CK) in SD default r		node				
t _{ISUD}	Input setup time SD	fpp =25 MHz	2	-	-	
t _{IHD}	Input hold time SD	fpp =25 MHz	2	-	-	ns
CMD, D out	puts (referenced to CK) in SD default	mode				
t _{OVD}	Output valid default time SD	fpp =25 MHz	-	2	2.5	
t _{OHD}	Output hold default time SD	fpp =25 MHz	0.5	-	-	ns

^{1.} Guaranteed by characterization results,.

Table 114. Dynamic characteristics: eMMC characteristics, $V_{\underline{D}D}$ =1.71V to 1.9V $^{(1)(2)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
f _{PP}	Clock frequency in data transfer mode	-	0	-	50	MHz			
-	SDMMC_CK/fPCLK2 frequency ratio	-	-	-	8/3	-			
t _{W(CKL)}	Clock low time	fpp =50 MHz	9.5	10.5	-	no			
t _{W(CKH)}	Clock high time	fpp =50 MHz	8.5	9.5	-	ns			
CMD, D inp	outs (referenced to CK) in eMMC mode	•							
t _{ISU}	Input setup time HS	fpp =50 MHz	1	-	-	no			
t _{IH}	Input hold time HS	fpp =50 MHz	3.5	-	-	ns			
CMD, D ou	CMD, D outputs (referenced to CK) in eMMC mode								
t _{OV}	Output valid time HS	fpp =50 MHz	-	12	14	no			
t _{OH}	Output hold time HS	fpp =50 MHz	10.5	-	-	ns			

^{1.} Guaranteed by characterization results.

DS11853 Rev 9 196/226

^{2.} $C_{load} = 20 pF$.

Package information 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

LQFP64 - 10 x 10 mm, low-profile quad flat package 7.1 information

LQFP64 is a 64-pin, 10 x 10 mm low-profile quad flat package.




Figure 80. LQFP64 outline

1. Drawing is not to scale.

Table 115. LQFP64 mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.60	-	-	0.0630
A1	0.05	-	0.15	0.0020	-	0.0059
A2	1.350	1.40	1.45	0.0531	0.0551	0.0571

DS11853 Rev 9 197/226

inches⁽¹⁾ millimeters Symbol Min Тур Max Min Тур Max 0.17 0.22 0.27 0.0067 0.0087 0.0106 b -0.20 0.0035 0.0079 0.09 С D 12.00 0.4724 D1 10.00 0.3937 D3 7.50 0.2953 Ε 12.00 0.4724 10.00 0.3937 E1 E3 7.50 0.2953 е 0.50 0.0197 Κ 0° 3.5° 7° 0° 3.5° 7° L 0.45 0.60 0.75 0.0177 0.0236 0.0295 L1 1.00 0.0394 -0.0031 0.08 CCC

Table 115. LQFP64 mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 81. LQFP64 recommended footprint

1. Dimensions are in millimeters.

LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 82. LQFP64 top view example

47/

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

LQFP100, 14 x 14 mm low-profile quad flat package 7.2 information

LQFP100 is a 100-pin, 14 x 14 mm low-profile quad flat package.




Figure 83. LQFP100 outline

1. Drawing is not to scale.

Table 116. LQPF100 mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	15.800	16.000	16.200	0.6220	0.6299	0.6378
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591
D3	-	12.000	-	-	0.4724	-
E	15.800	16.000	16.200	0.6220	0.6299	0.6378

Symbol

E1

E3

L

L1

k

CCC

0.450

0°

0.0295

7°

0.0031

inches⁽¹⁾ millimeters Min Typ Max Min Тур Max 14.000 14.200 0.5433 0.5512 13.800 0.5591 12.000 0.4724 0.500 0.0197

0.0177

0°

0.0236

0.0394

3.5°

Table 116. LQPF100 mechanical data (continued)

0.600

1.000

3.5°




Figure 84. LQFP100 recommended footprint

0.750

7°

0.080

1. Dimensions are expressed in millimeters.

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 85. LQFP100 top view example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

57

7.3 LQFP144, 20 x 20 mm low-profile quad flat package information

LQFP144 is a 144-pin, 20 x 20 mm low-profile quad flat package.




Figure 86. LQFP144 outline

1. Drawing is not to scale.

Table 117. LQFP144 mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	21.800	22.000	22.200	0.8583	0.8661	0.874


47/

DS11853 Rev 9 203/226

Correla a I		millimeters		inches ⁽¹⁾			
Symbol	Min	Тур	Max	Min	Тур	Max	
D1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
D3	-	17.500	-	-	0.689	-	
E	21.800	22.000	22.200	0.8583	0.8661	0.8740	
E1	19.800	20.000	20.200	0.7795	0.7874	0.7953	
E3	-	17.500	-	-	0.6890	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0°	3.5°	7°	0°	3.5°	7°	
ccc	-	-	0.080	-	-	0.0031	

Table 117. LQFP144 mechanical data (continued)

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.



1. Dimensions are expressed in millimeters.

LQP144 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Product identification⁽¹⁾

STM32F722ZETL

Pin 1

identifier

MS42092V1

Figure 88. LQFP144 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

4

DS11853 Rev 9

205/226

7.4 LQFP176 24 x 24 mm low-profile quad flat package information

This LQFP is a 176-pin, 24 x 24 mm, 0.5 mm pitch, low profile quad flat package.

Package LQFP176 (package code 1T) H B(See SECTION B-B) GAUGE PLANE 0.25 4x N/4 TIPS △ bbb HA-B D △aaa C A-B D SECTION A-A BOTTOM VIEW SIDE VIEW D1 _ · · D N --> D WITH PLATING -D1/4-BASE METAL SECTION B-B TOP VIEW

Figure 89. LQFP176 - Outline

- 1. Drawing is not to scale.
- 2. Dimensioning and tolerance schemes conform to ASME Y14.5M-1994.
- 3. Datums A-B and D to be determined at datum plane H.
- 4. Detail of pin 1 identifier are optional but must be located within the zone indicated.
- 5. Exact shape of each corner is optional.

Table 118. LQFP176 - Mechanical data

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
А	-	-	1.600	-	-	0.0630
A1 ⁽²⁾	0.050	-	0.150	0.0020	-	0.0059



inches⁽¹⁾ millimeters **Symbol** Min Min Typ Max Typ Max 1.350 1.400 1.450 0.0531 0.0551 0.0571 A2 $h^{(3)(4)}$ 0.170 0.220 0.270 0.0067 0.0106 0.0087 b1⁽⁴⁾ 0.170 0.200 0.230 0.0067 0.0079 0.0091 c⁽⁴⁾ 0.090 0.200 0.0035 0.0079 c1⁽⁴⁾ 0.0035 0.090 0.160 0.063 $D^{(5)}$ 26.000 1.0236 D1⁽⁶⁾⁽⁷⁾ 24.000 0.9449 E⁽⁵⁾ 26.000 0.0197 $E1^{(6)(7)}$ 24.000 0.9449 0.500 0.1970 е 0.600 0.0177 0.0295 L 0.450 0.750 0.0236 L1⁽⁴⁾ 1 0.0394 REF $N^{(8)}$ 176 7° θ 0° 3.5° 0° 3.5° 7° 0° 0° θ1 1<u>2°</u> 10° θ2 10° 12° 14° 14° θ3 10° 12° 14° 10° 12° 14° R1 0.080 0.0031 R2 0.080 0.200 0.0031 0.0079 _ S 0.200 0.0079 aaa⁽⁹⁾ 0.200 0.0079 bbb⁽⁹⁾ 0.0079 0.200 ccc⁽⁹⁾ 0.080 0.0031 $ddd^{(9)}$ 0.080 0.0031

Table 118. LQFP176 - Mechanical data (continued)

- 1. Values in inches are converted from mm and rounded to four decimal digits.
- 2. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 3. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 4. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 5. To be determined at seating datum plane C.
- 6. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
- 7. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
- 8. "N" is the max number of terminal positions for the specified body size.
- 9. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.

5

DS11853 Rev 9 207/226




Figure 90. LQFP176 - Recommended footprint

- 1. Dimensions are expressed in millimeters.
- 1. Dimensions are expressed in millimeters.

47/

LQFP176 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 91. LQFP176 top view example

577

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.5 UFBGA144 package information

UFBGA144 is a 144-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.




Figure 92. UFBGA144 outline

1. Drawing is not to scale.

Table 119. UFBGA144 mechanical data

Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.320	0.0091	0.0110	0.0126
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185
E	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185
е	-	0.500	-	-	0.0197	-
F	0.700	0.750	0.800	0.0276	0.0295	0.0315

47/

Table 119. UFBGA144 mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 93. UFBGA144 recommended footprint




Table 120. UFBGA144 recommended PCB design rules (0.50 mm pitch BGA)

Dimension	Recommended values
Pitch	0.50 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.120 mm

57/

UFBGA144 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 94. UFBGA144 top view example

1. Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

47/

7.6 UFBGA176+25, 10 x 10, 0.65 mm ultra thin-pitch ball grid array package information

This UFBGA is a 176+25 - ball, 10 x 10 mm, 0.65 mm pitch, ultra fine pitch ball grid array package




Figure 95. UFBGA(176+25) - Outline

1. Drawing is not to scale.

Table 121. UFBGA(176+25) - Mechanical data

Symbol		millimeters			inches ⁽¹⁾	
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	-	-	0.600	-	-	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	9.850	10.000	10.150	0.3878	0.3937	0.3996
D1	-	9.100	-	-	0.3583	-
Е	9.850	10.000	10.150	0.3878	0.3937	0.3996
E1	-	9.100	-	-	0.3583	-
е	-	0.650	-	-	0.0256	-
F	-	0.450	-	-	0.0177	-

47/

DS11853 Rev 9 213/226

Table 121. UFBGA(176+25) - Mechanical data (continued)

Symbol		millimeters		inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 96. UFBGA(176+25) - Recommended footprint




Table 122. UFBGA(176+25) - Recommended PCB design rules (0.65 mm pitch BGA)

Dimension	Recommended values		
Pitch	0.65 mm		
Dpad	0.300 mm		
Dsm	0.400 mm typ. (depends on the soldermask registration tolerance)		
Stencil opening	0.300 mm		
Stencil thickness	Between 0.100 mm and 0.125 mm		
Pad trace width	0.100 mm		

UFBGA176+25 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 97. UFBGA176 top view example

4

215/226

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

7.7 WLCSP100 package information

This WLCSP is a 100-ball, 4.341x4.775 mm, 0.4 mm pitch, wafer level chip scale package.




Figure 98. WLCSP100 - Outline


- 2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
- Primary datum Z and seating plane are defined by the spherical crowns of the bump.
- 4. Bump position designation per JESD 95-1, SPP-010.

Table 123. WLCSP100 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Тур	Max	Min	Тур	Max
Α	0.525	0.555	0.585	0.0207	0.0219	0.0230
A1	-	0.175	-	-	0.0069	-
A2 ⁽²⁾	-	0.380	-	-	0.0150	-
A3	-	0.025 ⁽³⁾	-	-	0.0010	-
b	0.220	0.250	0.280	0.0087	0.0098	0.0110
D	4.306	4.341	4.376	0.1695	0.1709	0.1723
E	4.740	4.775	4.810	0.1866	0.1880	0.1894
е	-	0.400	-	-	0.0157	-
e1	-	3.600	-	-	0.1417	-
e2	-	3.600	-	-	0.1417	-
F ⁽⁴⁾	-	0.3705	-	-	0.0146	-
G ⁽⁴⁾	-	0.5875	-	-	0.0231	-
N	100					
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

- 1. Values in inches are converted from mm and rounded to the 4rd decimal place.
- 2. Back side coating.
- 3. Nominal dimension rounded to the 3rd decimal place results from process capability.
- 4. Calculated dimensions are rounded to 3rd decimal place.

Figure 99. WLCSP100 - Recommended footprint



47/

DS11853 Rev 9 217/226

Table 124. WLCSP100 - Recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0.250 mm
Dsm	0.290 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.325 mm
Stencil thickness	0.100 mm

WLCSP100 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 100. WLCSP100 top view example

4

DS11853 Rev 9 219/226

^{1.} Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

7.8 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max x \Theta_{JA})$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in ° C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Symbol Parameter Value Unit Thermal resistance junction-ambient 48.5 LQFP64 - 10 × 10 mm / 0.5 mm pitch Thermal resistance junction-ambient 47.1 LQFP100 - 14× 14 mm / 0.5 mm pitch Thermal resistance junction-ambient 35.85 WLCSP100 - 0.4 mm pitch Thermal resistance junction-ambient Θ_{JA} 45.6 °C/W LQFP144 - 20 × 20 mm / 0.5 mm pitch Thermal resistance junction-ambient 43.9 LQFP176 - 24 × 24 mm / 0.5 mm pitch Thermal resistance junction-ambient 42 UFBGA144 - 7 × 7 mm / 0.5 mm pitch Thermal resistance junction-ambient 41.2 UFBGA176 - 10× 10 mm / 0.65 mm pitch

Table 125. Package thermal characteristics


Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

Ly/

Ordering information 8

Table 126. Ordering information scheme



TR = tape and reel

For a list of available options (such as speed or package) or for further information on any aspect of this device, contact the nearest ST sales office.

7

DS11853 Rev 9 221/226

Appendix A Recommendations when using internal reset OFF

When the internal reset is OFF, the following integrated features are no longer supported:

- The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.
- The brownout reset (BOR) circuitry must be disabled.
- The embedded programmable voltage detector (PVD) is disabled.
- V_{BAT} functionality is no more available and VBAT pin should be connected to V_{DD}.
- The over-drive mode is not supported.

A.1 Operating conditions

Table 127. Limitations depending on the operating power supply range

Operating power supply range	ADC operation	Maximum Flash memory access frequency with no wait states (f _{Flashmax})	Maximum Flash memory access frequency with wait states (1)(2)	I/O operation	Possible Flash memory operations
$V_{DD} = 1.7 \text{ to}$ 2.1 $V^{(3)}$	Conversion time up to 1.2 Msps	20 MHz	180 MHz with 8 wait states and over-drive OFF	- No I/O compensation	8-bit erase and program operations only

Applicable only when the code is executed from Flash memory. When the code is executed from RAM, no wait state is required.

Thanks to the ART accelerator on ITCM interface and L1-cache on AXI interface, the number of wait states
given here does not impact the execution speed from the Flash memory since the ART accelerator or
L1-cache is used to achieve a performance equivalent to 0-wait state program execution.

V_{DD}/V_{DDA} minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.15.1: Internal reset ON).

9 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

4

DS11853 Rev 9 223/226

10 Revision history

Table 128. Document revision history

Date	Revision	Changes			
03-Feb-2017	1	Initial release.			
30-Mar-2017	2	Updated cover with the maximum SPI speed at 54 Mbit/s. Updated Figure 14: STM32F732xx LQFP64 pinout.			
01-Jun-2017	3	Updated Figure 16: STM32F733xx WLCSP100 ballout (with OTG PHY HS). Updated note 1 below all the package device marking figures. Updated Section 1: Introduction. Updated Table 60: I/O current injection susceptibility note by 'injection is not possible'. Updated Table 67: ADC characteristics R _{ADC} min at 1.5 kΩ Updated Figure 45: Recommended NRST pin protection note about the 0.1uF capacitor. Updated Table 78: DAC characteristics R _{LOAD} feature. Updated Figure 39: ACCHSI versus temperature.			
10-Apr-2018	4	Added Section 1: Introduction. Removed memory mapping, transferred in the reference manual (RM0431). Updated Table 10: STM32F732xx and STM32F733xx pin and ball definition footnote 5 only for PC14, PC15, PH0, PH1. Updated Table 125: Package thermal characteristics thermal values for LQFP packages.			
23-Mar-2020	5	Updated Table 1: Device summary adding STM32F723VC. Added LQFP100 package for STM32F723xx devices: - Updated Table 2: STM32F722xx and STM32F723xx features and peripheral counts. - Updated Section 2.2: STM32F723xx versus STM32F722xx LQFP100/ LQFP144/ LQFP176 packages. - Added Figure 3: Compatible board design for LQFP100 package. - Added Figure 17: STM32F723xx LQFP100 pinout. - Updated Table 10: STM32F722xx and STM32F723xx pin and ball definition Added VDDPHYS - Updated Figure 6: STM32F722xx and STM32F723xx block diagram. - Updated Figure 29: STM32F723xx power supply scheme. - Updated Table 13: Voltage characteristics - Updated Table 16: General operating conditions Updated Section 7: Package information.			
04-Apr-2020	6	Updated <i>Table 53: Flash memory programming</i> maximum programming voltage (V _{prog}) for 32-bit Flash program operation at 3.6V (instead of 3V).			
05-Nov-2020	7	Updated - Section 2: Description - Section 2.1: Full compatibility throughout the family - Note 1 of Table 42: HSI oscillator characteristics			



Table 128. Document revision history (continued)

Date	Revision	Changes		
3-Feb-2022	8	Updated Section 7.7: WLCSP100 package information		
27-Jul-2022	9	Updated: - Table 81: SPI dynamic characteristics - Table 101: Synchronous multiplexed NOR/PSRAM read timings - Table 103: Synchronous non-multiplexed NOR/PSRAM read timings - Table 107: SDRAM read timings - Table 108: LPSDR SDRAM read timings - Table 110: Quad-SPI characteristics in SDR mode - Table 111: Quad-SPI characteristics in DDR mode - Table 112: Quad-SPI characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V - Table 114: Dynamic characteristics: eMMC characteristics, VDD=1.71V to 1.9V - New Section 9: Important security notice		



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

