

LCO4-6 Dual Low Capacitance TVS Array for Telecom Linecard Applications

PROTECTION PRODUCTS Description

The LCO4-6 has been specifically designed to protect sensitive components which are connected to highspeed telecommunications lines from over voltages caused by **lightning**, electrostatic discharge **(ESD)**, cable discharge events **(CDE)**, and electrical fast transients **(EFT)**.

The device is in a JEDEC SO-16 NB package. It is designed to provide metallic surge protection for two tip and ring line pairs. The low capacitance topology means signal integrity is preserved on high-speed lines. The high surge capability (1000W, $t_p=10/1000\mu s$) makes the LCO4-6 suitable for telecommunications systems operating in harsh transient environments.

The LCO4-6 is designed to meet the lightning surge requirements of Bellcore GR-1089 (Intra-building) , FCC Part 68, ITU K.20, and IEC 61000-4-5. The features of the LCO4-6 are ideal for protecting T1/E1 transceivers in WAN applications.

Features

- ◆ Transient protection for high-speed data lines to Bellcore GR-1089 I_{pp}=70A (10/1000µs) Bellcore GR 1089 I_{pp}=100A (2/10µs) ITU K.20 I_{pp}=100A (5/310µs) IEC 61000-4-2 (ESD) ±15kV (air), ±8kV (contact) IEC 61000-4-4 (EFT) 40A (5/50ns) IEC 61000-4-5 (Lightning) 100A (8/20µs)
- Protects two tip and ring line pairs
- ◆ Low capacitance for high-speed interfaces
- ♦ High surge capability
- Low clamping voltage
- Solid-state silicon avalanche technology


Mechanical Characteristics


- ◆ JEDEC SO-16 package
- Molding compound flammability rating: UL 94V-0
- Lead Finish: Matte Tin
- Marking : Part number, date code, logo
- ◆ Pb-Free, Halogen Free, RoHs/WEEE Compliant
- Packaging : Tube or Tape and Reel

Applications

- T1/E1 Line Cards
- ♦ Base Stations
- WAN Equipment
- CSU/DSU
- Multiplexers
- Routers
- ISP Equipment
- Customer Premise Equipment

Schematic & PIN Configuration





Circuit Diagram

SEMTECH

PROTECTION PRODUCTS

Absolute Maximum Rating

Rating	Symbol	Value	Units
Peak Pulse Power ($t_p = 10/1000\mu s$)	P _{pk}	1000	Watts
Peak Pulse Current ($t_p = 10/1000 \ \mu s$)	I _{PP}	70	А
Peak Pulse Current (t _p = 8/20µs)	I _{PP}	200	A
Peak Pulse Current ($t_p = 10/560\mu s$)	I _{PP}	100	A
Lead Soldering Temperature	T	260 (10 sec.)	°C
Operating Temperature	T,	-55 to +125	°C
Storage Temperature	Т _{sтg}	-55 to +150	°C

Electrical Characteristics


LC04-6						
Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units
Reverse Stand-Off Voltage	V _{RWM}				6	V
Reverse Breakdown Voltage	V _{BR}	I _t = 1mA	6.8			V
Reverse Leakage Current	I _R	V _{RWM} = 6V, T=25°C			15	μA
		V _{RWM} = 3V, T=25°C			2	μA
Clamping Voltage	V _c	I _{pp} = 10A, t _p = 10/1000μs			12.5	V
Clamping Voltage	V _c	I _{pp} = 70A, t _p = 10/1000μs			15	V
Clamping Voltage	V _c	I _{pp} = 100A, t _p = 8/20μs			20	V
Junction Capacitance	C _j	Each Line V _R = OV, f = 1MHz			15	pF




PROTECTION PRODUCTS


Typical Characteristics

Non-Repetitive Peak Pulse Power vs. Pulse Time







Pulse Waveform




Capacitance vs. Reverse Voltage



Clamping Voltage vs. Peak Pulse Current



Clamping Voltage vs. Peak Pulse Current





PROTECTION PRODUCTS

Applications Information


Device Connection Options for Protection of Two High-Speed Line Pairs

The LCO4-6 is designed to protect four high-speed data lines (two differential pairs) from transient over-voltages which result from lightning and ESD. Protection of two line pairs is achieved by connecting the device as follows: Pins 1-4 are connected to line 1 of the first pair (i.e. Tip 1) and pins 13-16 are connected to line 2 of the first pair (i.e. Ring 1). Pins 5-8 are connected to line 1 of the second pair (i.e. Tip 2) and pins 9-12 are connected to line two of the second pair (i.e. Ring 2). All pins should be connected for best results. Minimize parasitic inductance in the protection circuit path by keeping the trace length between the protected line and the LCO4-6 as short as possible.

T1/E1 Linecard Protection


A typical T1/E1 linecard protection circuit is shown in Figure 2. The LC04-6 is connected between Tip and Ring on the transmit and receive line pairs. It provides protection to metallic (line-to-line) lightning and ESD surges. It is designed to meet the intra-building requirements of Bellcore GR-1089. This design takes advantage of the isolation of the transformer to suppress common mode surges. The LCO4-6 may also be configured to meet metallic surges of FCC Part68 when used in conjunction with a 5 Ω (minimum) PTC or line feed resistor (LFR). The PTC (or LFR + fuse) are required to meet the AC power cross requirements, but will also reduce the effective surge current to levels within the capability of the LCO4-6 (Table 1). To complete the protection circuit, the SRDA05-4 (or SRDA3.3-4 for 3.3V supplies) is employed as the IC side protection element. This device helps prevent the transceiver from latching up by providing fine clamping of transients that are coupled through the transformer. The versatility of the LCO4-6 makes it ideal for use with combination long haul/short haul T1/E1 transceivers.

Figure 1 - Connection for Differential (Line-to-Line) Protection of two Tip/Ring Line Pairs



Matte Tin Lead Finish

Matte tin has become the industry standard lead-free replacement for SnPb lead finishes. A matte tin finish is composed of 100% tin solder with large grains. Since the solder volume on the leads is small compared to the solder paste volume that is placed on the land pattern of the PCB, the reflow profile will be determined by the requirements of the solder paste. Therefore, these devices are compatible with both lead-free and SnPb assembly techniques. In addition, unlike other lead-free compositions, matte tin does not have any added alloys that can cause degradation of the solder joint.



5

Immunity Standard Bellcore GR-1089 Intra-Building FCC Part 68	Peak Open Circuit Surge Voltage (V)	Сиггепт Waveform (µs) 2/10 10/160	Peak Short Circuit Surge Current (A) 100 200	Surge Generator Source Resistance (W) 8 7.5	Total Source Resistance (with 5W PTC or LFC) (W) 13 12.5	Effectiv Short Sircui Currer (A) 61.5
Standard Bellcore GR-1089	Peak Open Circuit Surge Voltage (V)	Current Waveform (µs)	Peak Short Circuit Surge Current (A)	Surge Generator Source Resistance (W)	Resistance (with 5W PTC or LFC) (W)	Short Sircui Currei (A)
Immunity Standard	Peak Open Circuit Surge Voltage	Current Waveform	Peak Short Circuit Surge Current	Surge Generator Source Resistance	Resistance (with 5W PTC or LFC)	Shor Sircu Curre
				protection	1	1
					PTC	
				> > }		
		4		LC:	04-6 P	TC
T1/E TRANSCE	1					
1		2	R3 \$ } (Р1 	rc Ar

SEMTECH

PROTECTION PRODUCTS

Typical Applications



I CO4-6

MILLIMETERS

6.00 BSC

1.27 BSC

16

0.10

0.25

0.20

8°

1.75

0.25

1.65

0.51

0.25

DIMENSIONS

MIN NOM MAX MIN NOM MAX

.069 1.35

.010 0.10

.065 1.25

.020 0.31

.010 0.17

.390.3949.809.9010.00.154.1573.803.904.00

.020 0.25 ⁻ 0.50 .028 .041 0.40 0.72 1.04 (.041) (1 04)

0

INCHES

.050 BSC

16

.004

.010

.008

8

.053

.004

.049

.012

.007

.386

.150 236 BSC

.010

.016

0

(5.20)

3.00

1.27


0.60

2.20

7.40

PROTECTION PRODUCTS


Outline Drawing - SO-16



NOTES:

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- 2. DATUMS -A- AND -B- TO BE DETERMINED AT DATUM PLANE -H-
- DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. 3.
- 4. REFERENCE JEDEC STD MS-012, VARIATION AC.

Land Pattern - SO-16




2. REFERENCE IPC-SM-782A, RLP NO. 304A.



PROTECTION PRODUCTS

Marking Diagram



Ordering Information

Part Number	Lead Finish	Qty per Reel	Reel Size
LCO4-6.TBT	Pb Free	500	7 Inch
LC04-6.T	Pb Free	48/Tube	N/A

Note: YYWW = Date Code

Contact Information

Semtech Corporation Protection Products Division 200 Flynn Rd., Camarillo, CA 93012 Phone: (805)498-2111 FAX (805)498-3804

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Semtech: LC04-6.TBT