

- ★ 100% EAS Guaranteed
- ★ Green Device Available
- ★ Super Low Gate Charge
- ★ Excellent CdV/dt effect decline
- ★ Advanced high cell density Trench technology

Product Summary

BVDSS	RDSON	ID
-30V	11mΩ	-23A

PRPAK3.3X3.3 Pin Configuration

Description

AGM30P10AP is the high cell density trenched P-ch MOSFETs, which provide excellent RDSON and gate charge for most of the synchronous buck converter applications.

Package Marking and Ordering Information

Device Marking	Device	Device Package	Reel Size	Tape width	Quantity
AGM30P10AP	AGM30P10AP	DFN3.3*3.3	--mm	--mm	5000

Table 1. Absolute Maximum Ratings (TA=25°C)

Symbol	Parameter	Value	Unit
V _{DS}	Drain-Source Voltage (V _{GS} =0V)	-30	V
V _{GS}	Gate-Source Voltage (V _{DS} =0V)	±20	V
I _D	Drain Current-Continuous(T _c =25°C) (Note 1)	-23	A
	Drain Current-Continuous(T _c =100°C)	-19	A
I _{DM (pulse)}	Drain Current-Continuous@ Current-Pulsed (Note 2)	-62	A
P _D	Maximum Power Dissipation(T _c =25°C)	37	W
	Maximum Power Dissipation(T _c =100°C)	27	W
E _{AS}	Avalanche energy (Note 3)	75	mJ
T _J , T _{STG}	Operating Junction and Storage Temperature Range	-55 To 150	°C

Table 2. Thermal Characteristic

Symbol	Parameter	Typ	Max	Unit
R _{θJA}	Thermal Resistance Junction-ambient (Steady State) ¹	---	70	°C/W
R _{θJC}	Thermal Resistance Junction-Case ¹	---	3.4	°C/W

Table 3. Electrical Characteristics (TA=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
On/Off States						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V			-1	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.2	1.3	2.1	V
g _{FS}	Forward Transconductance	V _{DS} =-5V, I _D =-20A		30		S
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} =-10V, I _D =-20A		11	13.9	mΩ
		V _{GS} =-4.5V, I _D =-15A				mΩ
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =-15V, V _{GS} =0V, F=1MHZ		1380		pF
C _{oss}	Output Capacitance			310		pF
C _{rss}	Reverse Transfer Capacitance			237		pF
R _g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1.0MHz		9		Ω
Switching Times						
t _{d(on)}	Turn-on Delay Time	V _{GS} =-10V, V _{DD} =-15V, I _D =-15A, R _{GEN} =3.3Ω		8		nS
t _r	Turn-on Rise Time			73		nS
t _{d(off)}	Turn-Off Delay Time			61.8		nS
t _f	Turn-Off Fall Time			24.4		nS
Q _g	Total Gate Charge	V _{GS} =-10V, V _{DS} =-25V, I _D =-12A		22		nC
Q _{gs}	Gate-Source Charge			8.7		nC
Q _{gd}	Gate-Drain Charge			7.2		nC
Source-Drain Diode Characteristics						
I _s	Continuous Source Current	V _G =V _D =0V, Force Current			-23	A
V _{SD}	Forward on Voltage	V _{GS} =0V, I _s =-1A			1.0	V
t _{rr}	Reverse Recovery Time	I _F =-15A, dI/dt=100A/μs, ·T _J =25°C			19	ns
Q _{rr}	Reverse Recovery Charge					9

Notes 1.The maximum current rating is package limited.

Notes 2.Repetitive Rating: Pulse width limited by maximum junction temperature

Notes 3.EAS condition: T_J=25°C, V_{DD}=15V, V_G=10V, R_G=25Ω

Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform





Fig.11 Unclamped Inductive Switching Waveform

PDFN3333 Package Outline Data

DIMENSIONS (unit : mm)

Symbol	Min	Typ	Max	Symbol	Min	Typ	Max
A	0.70	0.75	0.80	b	0.25	0.30	0.35
C	0.10	0.15	0.25	D	3.25	3.35	3.45
D1	3.00	3.10	3.20	D2	1.78	1.88	1.98
D3	--	0.13	--	E	3.20	3.30	3.40
E1	3.00	3.15	3.20	E2	2.39	2.49	2.59
e	0.65BSC			H	0.30	0.39	0.50
L	0.30	0.40	0.50	L1	--	0.13	--
theta	--	10°	12°	M	*	*	0.15

*Not specified

Disclaimers:

Information furnished in this document is believed to be accurate and reliable.

However,

Shenzhen Core Control Source Semiconductor Co., Ltd. assumes no responsibility for the consequences of

use without consideration for such information nor use beyond it.

Information mentioned in this document is subject to change without notice, apart from that

when an agreement is signed, Shenzhen core control source complies with the agreement.

Products and information provided in this document have no infringement of patents.

Shenzhen Core Control Source Semiconductor Co., Ltd. assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information.

This document is the first version which is made in 12-Apr-18. This document supersedes and

replaces all information previously supplied.

 is a registered trademark of Shenzhen Core Control Source Semiconductor Co., Ltd.

Copyright ©2017 Shenzhen Core Control Source Semiconductor Co., Ltd. Printed All rights reserved.