ON Semiconductor

Is Now

# onsemi 

To learn more about onsemi ${ }^{T M}$, please visit our website at www.onsemi.com

[^0]
## MC14066B

## Quad Analog Switch／Quad Multiplexer

The MC14066B consists of four independent switches capable of controlling either digital or analog signals．This quad bilateral switch is useful in signal gating，chopper，modulator，demodulator and CMOS logic implementation．

The MC14066B is designed to be pin－for－pin compatible with the MC14016B，but has much lower ON resistance．Input voltage swings as large as the full supply voltage can be controlled via each independent control input．

## Features

－Triple Diode Protection on All Control Inputs
－Supply Voltage Range＝3．0 Vdc to 18 Vdc
－Linearized Transfer Characteristics
－Low Noise－ $12 \mathrm{nV} / \sqrt{\text { Cycle }}, \mathrm{f} \geq 1.0 \mathrm{kHz}$ typical
－Pin－for－Pin Replacement for CD4016，CD4016，MC14016B
－For Lower R ${ }_{\text {ON }}$ ，Use The HC4066 High－Speed CMOS Device
－NLV Prefix for Automotive and Other Applications Requiring
Unique Site and Control Change Requirements；AEC－Q100
Qualified and PPAP Capable
－These Devices are $\mathrm{Pb}-$ Free and are RoHS Compliant
MAXIMUM RATINGS（Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ ）

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC Supply Voltage Range | -0.5 to +18.0 | V |
| $\mathrm{~V}_{\text {in }}, \mathrm{V}_{\text {out }}$ | Input or Output Voltage Range <br> （DC or Transient） | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\text {in }}$ | Input Current（DC or Transient） <br> per Control Pin | $\pm 10$ | mA |
| $\mathrm{I}_{\mathrm{SW}}$ | Switch Through Current | $\pm 25$ | mA |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation，per Package <br> （Note 1） | 500 | mW |
| $\mathrm{~T}_{\mathrm{A}}$ | Ambient Temperature Range | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead Temperature <br> （8－Second Soldering） | 260 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device．If any of these limits are exceeded，device functionality should not be assumed，damage may occur and reliability may be affected．
1．Temperature Derating：＂D／DW＂Packages：$-7.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ From $65^{\circ} \mathrm{C}$ To $125^{\circ} \mathrm{C}$
This device contains protection circuitry to guard against damage due to high static voltages or electric fields．However，precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high－impedance circuit．For proper operation， $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range $\mathrm{V}_{\mathrm{SS}} \leq\left(\mathrm{V}_{\text {in }}\right.$ or $\left.\mathrm{V}_{\text {out }}\right) \leq \mathrm{V}_{\mathrm{DD}}$ ．

Unused inputs must always be tied to an appropriate logic voltage level （e．g．，either $\mathrm{V}_{S S}$ or $\mathrm{V}_{\mathrm{DD}}$ ）．Unused outputs must be left open．

## ON Semiconductor ${ }^{\circledR}$

http：／／onsemi．com

| SOIC－14 | SOEIAJ－14 |
| :--- | :--- |
| TSSOP－14 |  |
| D SUFFIX | F SUFFIX |
| CASE 751A | CASE 965 |
| CASE 948G |  |

## PIN ASSIGNMENT

| IN 1 | $1 \bullet$ | 14 | $V_{D D}$ |
| :---: | :---: | :---: | :---: |
| OUT 1 ［ | 2 | 13 | CONTROL 1 |
| OUT 2 ［ | 3 | 12 | CONTROL 4 |
| IN 2 ［ | 4 | 11 | IN 4 |
| CONTROL 2 ¢ | 5 | 10 | OUT 4 |
| CONTROL 3 ［ | 6 | 9 | $]$ OUT 3 |
| $\mathrm{v}_{\text {S }}$ | 7 | 8 | IN 3 |

## MARKING DIAGRAMS


14月月日B

A＝Assembly Location
WL，L＝Wafer Lot
YY，$Y=$ Year
WW，W＝Work Week
G or－＝Pb－Free Package
（Note：Microdot may be in either location）

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet．


LOGIC DIAGRAM AND TRUTH TABLE
(1/4 OF DEVICE SHOWN)


| Control | Switch |
| :---: | :---: |
| $0=V_{S S}$ | OFF |
| $1=V_{D D}$ | $O N$ |$\quad$| Logic Diagram Restrictions |
| :---: |
| $V_{S S} \leq V_{\text {in }} \leq V_{D D}$ |
| $V_{S S} \leq V_{\text {out }} \leq V_{D D}$ |



ELECTRICAL CHARACTERISTICS

| Characteristic | Symbol | $V_{\text {DD }}$ | Test Conditions | $-55^{\circ} \mathrm{C}$ |  | $25^{\circ} \mathrm{C}$ |  |  | $125^{\circ} \mathrm{C}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Typ (Note 2) | Max | Min | Max |  |

SUPPLY REQUIREMENTS (Voltages Referenced to $\mathrm{V}_{\mathrm{EE}}$ )

| Power Supply Voltage Range | $V_{D D}$ | - |  | 3.0 | 18 | 3.0 | - | 18 | 3.0 | 18 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Quiescent Current Per Package | $\mathrm{I}_{\mathrm{DD}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | Control Inputs: $V_{\text {in }}=V_{S S} \text { or } V_{D D},$ <br> Switch I/O: $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{I} / \mathrm{O}}$ <br> $\leq V_{D D}$, and <br> $\Delta \mathrm{V}_{\text {switch }} \leq 500 \mathrm{mV}{ }^{(3)}$ | - | $\begin{array}{\|c} \hline 0.25 \\ 0.5 \\ 1.0 \end{array}$ | - | $\begin{aligned} & \hline 0.005 \\ & 0.010 \\ & 0.015 \end{aligned}$ | $\begin{gathered} 0.25 \\ 0.5 \\ 1.0 \end{gathered}$ |  | $\begin{aligned} & 7.5 \\ & 15 \\ & 30 \end{aligned}$ | $\mu \mathrm{A}$ |
| Total Supply Current (Dynamic Plus Quiescent, Per Package | $\mathrm{I}_{\mathrm{D}(\mathrm{AV})}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ only The channel component, ( $\left.V_{\text {in }}-V_{\text {out }}\right) / R_{\text {on }}$, is not included.) |  $(0.07 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}}$ <br> Typical $(0.20 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{f}+\mathrm{I}_{\mathrm{DD}}$ <br>  $(0.36 \mu \mathrm{~A} / \mathrm{kHz}) \mathrm{I}+\mathrm{I}_{\mathrm{DD}}$ |  |  |  |  |  |  | $\mu \mathrm{A}$ |

CONTROL INPUTS (Voltages Referenced to $\mathrm{V}_{\mathrm{SS}}$ )

| Low-Level Input Voltage | VIL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {on }}=\text { per spec, } \\ & \mathrm{l}_{\text {off }}=\text { per spec } \end{aligned}$ | - | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | $\begin{aligned} & 2.25 \\ & 4.50 \\ & 6.75 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 3.0 \\ & 4.0 \end{aligned}$ | - | 1.5 3.0 4.0 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High-Level Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \mathrm{R}_{\text {on }}=\text { per spec, } \\ & \mathrm{l}_{\text {off }}=\text { per spec } \end{aligned}$ | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 7.0 \\ & 11 \end{aligned}$ | $\begin{aligned} & 2.75 \\ & 5.50 \\ & 8.25 \end{aligned}$ | - | $\begin{gathered} 3.5 \\ 7.0 \\ 11 \end{gathered}$ | - | V |
| Input Leakage Current | $\mathrm{l}_{\text {in }}$ | 15 | $\mathrm{V}_{\text {in }}=0$ or $\mathrm{V}_{\mathrm{DD}}$ | - | $\pm 0.1$ | - | $\pm 0.00001$ | $\pm 0.1$ | - | $\pm 1.0$ | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {in }}$ | - |  | - | - | - | 5.0 | 7.5 | - | - | pF |

SWITCHES IN AND OUT (Voltages Referenced to $\mathrm{V}_{\text {SS }}$ )

| Recommended <br> Peak-to-Peak Voltage Into or Out of the Switch | $\mathrm{V}_{1 / \mathrm{O}}$ | - | Channel On or Off | 0 | $V_{\text {DD }}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ | 0 | $\mathrm{V}_{\mathrm{DD}}$ | $V_{p-p}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 1) | $\Delta \mathrm{V}_{\text {switch }}$ | - | Channel On | 0 | 600 | 0 | - | 600 | 0 | 300 | mV |
| Output Offset Voltage | $\mathrm{V}_{\mathrm{OO}}$ | - | $\mathrm{V}_{\text {in }}=0 \mathrm{~V}$, No Load | - | - | - | 10 | - | - | - | $\mu \mathrm{V}$ |
| ON Resistance | $\mathrm{R}_{\text {on }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & \Delta \mathrm{V}_{\text {switch }} \leq 500 \mathrm{mV}{ }^{(3)} \text {, } \\ & \mathrm{V}_{\text {in }} \mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\text {IH }} \\ & (\text { Control) }) \text {, and } \mathrm{V}_{\text {in }}= \\ & 0 \text { to } \mathrm{V}_{\mathrm{DD}}(\text { Swwitch }) \end{aligned}$ | - | $\begin{array}{\|l} \hline 800 \\ 400 \\ 220 \\ \hline \end{array}$ | - | $\begin{gathered} 250 \\ 120 \\ 80 \end{gathered}$ | $\begin{gathered} \hline 1050 \\ 500 \\ 280 \end{gathered}$ | - | $\begin{gathered} \hline 1200 \\ 520 \\ 300 \end{gathered}$ | $\Omega$ |
| $\triangle$ ON Resistance Between Any Two Channels in the Same Package | $\Delta \mathrm{R}_{\text {on }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ |  | - | $\begin{aligned} & 70 \\ & 50 \\ & 45 \end{aligned}$ | - | $\begin{aligned} & 25 \\ & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 70 \\ & 50 \\ & 45 \end{aligned}$ | - | $\begin{aligned} & 135 \\ & 95 \\ & 65 \end{aligned}$ | $\Omega$ |
| Off-Channel Leakage Current (Figure 6) | 1 off | 15 | $\mathrm{V}_{\mathrm{in}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}$ <br> (Control) Channel to Channel or Any One Channel | - | $\pm 100$ | - | $\pm 0.05$ | $\pm 100$ | - | $\pm 1000$ | nA |
| Capacitance, Switch I/O | $\mathrm{C}_{1 / 0}$ | - | Switch Off | - | - | - | 10 | 15 | - | - | pF |
| Capacitance, Feedthrough (Switch Off) | $\mathrm{C}_{1 / \mathrm{O}}$ | - |  | - | - | - | 0.47 | - | - | - | pF |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.
2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.
3. For voltage drops across the switch $\left(\Delta V_{\text {switch }}\right)>600 \mathrm{mV}$ ( $>300 \mathrm{mV}$ at high temperature), excessive $\mathrm{V}_{\mathrm{DD}}$ current may be drawn; i.e. the current out of the switch may contain both $V_{D D}$ and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (Note 4) ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.)

| Characteristic | Symbol | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}} \\ & \mathrm{Vdc} \end{aligned}$ | Min | $\begin{aligned} & \text { Typ } \\ & \text { (Note 5) } \end{aligned}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\text {PLH }}$, tPHL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 20 \\ & 10 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 40 \\ & 20 \\ & 15 \end{aligned}$ | ns |
| Control to Output ( $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ ) (Figure 2) Output "1" to High Impedance | $t_{\text {PHZ }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 40 \\ & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & 80 \\ & 70 \\ & 60 \end{aligned}$ | ns |
| Output "0" to High Impedance | tplz | $\begin{aligned} & \hline 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 40 \\ & 35 \\ & 30 \end{aligned}$ | $\begin{aligned} & \hline 80 \\ & 70 \\ & 60 \end{aligned}$ | ns |
| High Impedance to Output "1" | $t_{\text {PzH }}$ | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 60 \\ & 20 \\ & 15 \end{aligned}$ | $\begin{gathered} \hline 120 \\ 40 \\ 30 \end{gathered}$ | ns |
| High Impedance to Output "0" | tpzL | $\begin{aligned} & 5.0 \\ & 10 \\ & 15 \end{aligned}$ | - | $\begin{aligned} & 60 \\ & 20 \\ & 15 \end{aligned}$ | $\begin{gathered} 120 \\ 40 \\ 30 \end{gathered}$ | ns |
| Second Harmonic Distortion $\quad \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{Vdc}$ $\quad\left(\mathrm{V}_{\text {in }}=1.77 \mathrm{Vdc}, \mathrm{RMS}\right.$ Centered $@ 0.0 \mathrm{Vdc}$, $\left.\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{f}=1.0 \mathrm{kHz}\right)$ | - | 5.0 | - | 0.1 | - | \% |
| $\begin{aligned} & \hline \text { Bandwidth (Switch ON) (Figure 3) } \\ & \left(R_{L}=1 \mathrm{k} \Omega, 20 \log \left(\mathrm{~V}_{\text {out }} / \mathrm{V}_{\text {in }}\right)=-3 \mathrm{~dB}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF},\right. \\ & \left.\mathrm{V}_{\text {in }}=5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}\right) \\ & \hline \end{aligned}$ | - | 5.0 | - | 65 | - | MHz |
| Feedthrough Attenuation (Switch OFF) $\quad \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{Vdc}$ $\left(\mathrm{V}_{\text {in }}=5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{f}_{\text {in }}=1.0 \mathrm{MHz}\right)($ Figure 3$)$ | - | 5.0 | - | -50 | - | dB |
| Channel Separation (Figure 4) $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{Vdc}$ $\left(\mathrm{V}_{\text {in }}=5 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}, R_{\mathrm{L}}=1 \mathrm{k} \Omega, f_{\mathrm{in}}=8.0 \mathrm{MHz}\right)$ <br> (Switch A ON, Switch B OFF) | - | 5.0 | - | -50 | - | dB |
| $\begin{aligned} & \text { Crosstalk, Control Input to Signal Output (Figure 5) } \\ & \begin{array}{c} \mathrm{V}_{\mathrm{SS}}=-5 \mathrm{Vdc} \\ \left(\mathrm{R}_{1}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text {, Control } \mathrm{t}_{\mathrm{TLH}}=\mathrm{t}_{\mathrm{TH}}=20 \mathrm{~ns}\right) \end{array} \end{aligned}$ | - | 5.0 | - | 300 | - | $m V_{p-p}$ |

4. The formulas given are for the typical characteristics only at $25^{\circ} \mathrm{C}$.
5. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


Figure 1. $\Delta$ V Across Switch
$\mathrm{V}_{\mathrm{C}}=\mathrm{V}_{\mathrm{DD}}$ FOR BANDWIDTH TEST
$\mathrm{V}_{\mathrm{C}}=\mathrm{V}_{S S}$ FOR FEEDTHROUGH TEST


Figure 3. Bandwidth and Feedthrough Attenuation

$\mathrm{V}_{\mathrm{C}}=-5.0 \mathrm{~V} \mathrm{TO}+5.0 \mathrm{~V}$ SWING
Figure 5. Crosstalk, Control to Output


Figure 2. Turn-On Delay Time Test Circuit and Waveforms


Figure 4. Channel Separation


Figure 6. Off Channel Leakage


Figure 7. Channel Resistance ( $\mathrm{R}_{\mathrm{ON}}$ ) Test Circuit

## TYPICAL RESISTANCE CHARACTERISTICS



Figure 8. $\mathrm{V}_{\mathrm{DD}}=7.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-7.5 \mathrm{~V}$


Figure 10. $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-2.5 \mathrm{~V}$


Figure 9. $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-5.0 \mathrm{~V}$


Figure 11. Comparison at $25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=-\mathrm{V}_{\mathrm{SS}}$

## MC14066B

## APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The $0-\mathrm{to}-5 \mathrm{~V}$ digital control signal is used to directly control a 5 V peak-to-peak analog signal.

The digital control logic levels are determined by $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$. The $\mathrm{V}_{\mathrm{DD}}$ voltage is the logic high voltage, the $\mathrm{V}_{\mathrm{SS}}$ voltage is logic low. For the example, $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}=$ logic high at the control inputs; $\mathrm{V}_{\mathrm{SS}}=\mathrm{GND}=0 \mathrm{~V}=$ logic low.

The maximum analog signal level is determined by $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\text {SS }}$. The analog voltage must not swing higher than $\mathrm{V}_{\mathrm{DD}}$ or lower than $\mathrm{V}_{\mathrm{SS}}$.

The example shows a 5 V peak-to-peak signal which allows no margin at either peak. If voltage transients above
$\mathrm{V}_{\mathrm{DD}}$ and/or below $\mathrm{V}_{\mathrm{SS}}$ are anticipated on the analog channels, external diodes $\left(\mathrm{D}_{\mathrm{x}}\right)$ are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The absolute maximum potential difference between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$ is 18 V . Most parameters are specified up to 15 V which is the recommended maximum difference between $\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{SS}}$.


Figure A. Application Example


Figure B. External Germanium or Schottky Clipping Diodes

## MC14066B

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC14066BDG | SOIC-14 <br> (Pb-Free) | 55 Units / Rail |
| NLV14066BDG* | SOIC-14 <br> (Pb-Free) | 55 Units / Rail |
| MC14066BDR2G | SOIC-14 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| NLV14066BDR2G* | SOIC-14 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| MC14066BDTR2G | TSSOP-14 <br> (Pb-Free) | 2500 / Tape \& Reel |
| NLV14066BDTR2G* | TSSOP-14 <br> (Pb-Free) | 2500 / Tape \& Reel |
| MC14066BFELG | SOEIAJ-14 <br> (Pb-Free) | $2000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

## MC14066B

## PACKAGE DIMENSIONS



MC14066B

## PACKAGE DIMENSIONS

TSSOP-14
CASE 948G
ISSUE B

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

## SOEIAJ-14

CASE 965
ISSUE B


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS D AND E DO NOT INCLUDE

MOLD FLASH OR PROTRUSIONS AND ARE
MEASURED AT THE PARTING LINE. MOLD FLASH
OR PROTRUSIONS SHALL NOT EXCEED 0.15
(0.006) PER SIDE.
4. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.
5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) DAMBAR PROTRUSION SHALL BE 0.08 (0.
TOTAL IN EXCESS OF THE LEAD WIDTH
TOTAL IN EXCESS OF THE LEAD WIDTH
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DIMENSION AT MAXIMUM MATERIAL CONDITION.
DAMBAR CANNOT BE LOCATED ON THE LOWER DAMBAR CANNOT BE LOCATED ON THE L
RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018).

| DIM | MILLIMETERS |  | INCHES |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | --- | 2.05 | --- | 0.081 |
| $\mathrm{A}_{1}$ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| c | 0.10 | 0.20 | 0.004 | 0.008 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| e | 1.27 BSC |  | 0.050 BSC |  |
| $\mathrm{H}_{\mathrm{E}}$ | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| LE | 1.10 | 1.50 | 0.043 | 0.059 |
| M | $0^{\circ}$ | $10^{\circ}$ | $0^{\circ}$ | $10^{\circ}$ |
| $Q_{1}$ | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | --- | 1.42 | --- | 0.056 |

> ON Semiconductor and the one are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

```
onsemi:
    MC14066BCP MC14066BCPG MC14066BD MC14066BDG MC14066BDR2G MC14066BDTR2
MC14066BDTR2G MC14066BF MC14066BFELG MC14066BFG NLV14066BCP NLV14066BDR2 NLV14066BDG
NLV14066BDTR2G NLV14066BDR2G
```


[^0]:    
    
    
    
    
    
    
    
    
    
    
    
     Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. Other names and brands may be claimed as the property of others.

