ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari

Quad Analog Switch/Quad Multiplexer

The MC14066B consists of four independent switches capable of controlling either digital or analog signals. This quad bilateral switch is useful in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

The MC14066B is designed to be pin–for–pin compatible with the MC14016B, but has much lower ON resistance. Input voltage swings as large as the full supply voltage can be controlled via each independent control input.

Features

- Triple Diode Protection on All Control Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV}/\sqrt{\text{Cycle}}$, f $\geq 1.0 \text{ kHz}$ typical
- Pin-for-Pin Replacement for CD4016, CD4016, MC14016B
- For Lower R_{ON}, Use The HC4066 High–Speed CMOS Device
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	–0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.



ON Semiconductor®

http://onsemi.com




SOIC-14 D SUFFIX CASE 751A

SOEIAJ-14 TSSOP-14 F SUFFIX DT SUFFIX CASE 965 CASE 948G


PIN ASSIGNMENT


IN 1 🛛	1●	14	V _{DD}
OUT 1 [2	13	CONTROL 1
OUT 2 [3	12	CONTROL 4
IN 2 [4	11] IN 4
CONTROL 2	5	10] OUT 4
CONTROL 3	6	9] ОПТ З
V _{SS} [7	8] IN 3




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.







ELECTRICAL CHARACTERISTICS

				–55°C 25°C			125°C				
Characteristic	Symbol	V _{DD}	Test Conditions	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
SUPPLY REQUIREMENTS (\	/oltages Re	eferenc	ed to V _{EE})								
Power Supply Voltage Range	V _{DD}	_		3.0	18	3.0	-	18	3.0	18	V
Quiescent Current Per Package	I _{DD}	5.0 10 15	$\begin{array}{l} \mbox{Control Inputs:} \\ \mbox{V}_{in} = \mbox{V}_{SS} \mbox{ or } \mbox{V}_{DD}, \\ \mbox{Switch } I/O: \mbox{V}_{SS} \leq \mbox{V}_{I/O} \\ \leq \mbox{V}_{DD}, \mbox{ and} \\ \mbox{\Delta} \mbox{V}_{switch} \leq 500 \mbox{ mV}^{(3)} \end{array}$	_ _ _	0.25 0.5 1.0	- - -	0.005 0.010 0.015	0.25 0.5 1.0	_ _ _	7.5 15 30	μΑ
Total Supply Current (Dynamic Plus Quiescent, Per Package	I _{D(AV)}	5.0 10 15	$\begin{array}{l} T_A = 25^\circ C \text{ only The} \\ \text{channel component,} \\ (V_{in} - V_{out})/R_{on}, \text{ is} \\ \text{not included.} \end{array}$		Typica	(0.2	7 μA/kHz) f 0 μA/kHz) f 6 μA/kHz) f	+ I _{DD}			μΑ
CONTROL INPUTS (Voltages	s Reference	ed to V	_{SS})		-	-					
Low-Level Input Voltage	V _{IL}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	V
High-Level Input Voltage	V _{IH}	5.0 10 15	R _{on} = per spec, I _{off} = per spec	3.5 7.0 11	_ _ _	3.5 7.0 11	2.75 5.50 8.25	_ _ _	3.5 7.0 11	_ _ _	V
Input Leakage Current	l _{in}	15	V _{in} = 0 or V _{DD}	_	±0.1	-	±0.00001	±0.1	_	±1.0	μA
Input Capacitance	C _{in}	-		_	-	_	5.0	7.5	_	-	pF
SWITCHES IN AND OUT (Vo	Itages Refe	erencec	to V _{SS})				1				
Recommended Peak-to-Peak Voltage Into or Out of the Switch	V _{I/O}	-	Channel On or Off	0	V _{DD}	0	_	V _{DD}	0	V _{DD}	V _{p-p}
Recommended Static or Dynamic Voltage Across the Switch (Note 3) (Figure 1)	ΔV_{switch}	-	Channel On	0	600	0	-	600	0	300	mV
Output Offset Voltage	V _{OO}	-	V _{in} = 0 V, No Load	-	-	_	10	-	_	-	μV
ON Resistance	R _{on}	5.0 10 15	$\begin{array}{l} \Delta V_{switch} \leq 500 \text{ mV}^{(3)}, \\ V_{in} = V_{IL} \text{ or } V_{IH} \\ (\text{Control}), \text{ and } V_{in} = \\ 0 \text{ to } V_{DD} \text{ (Switch)} \end{array}$	- - -	800 400 220	- - -	250 120 80	1050 500 280	- - -	1200 520 300	Ω
Δ ON Resistance Between Any Two Channels in the Same Package	ΔR_{on}	5.0 10 15		_ _ _	70 50 45	_ _ _	25 10 10	70 50 45	_ _ _	135 95 65	Ω
Off–Channel Leakage Current (Figure 6)	l _{off}	15	V _{in} = V _{IL} or V _{IH} (Control) Channel to Channel or Any One Channel	_	±100	-	±0.05	±100	-	±1000	nA
Capacitance, Switch I/O	C _{I/O}	-	Switch Off	-	-	-	10	15	-	-	pF
Capacitance, Feedthrough (Switch Off)	C _{I/O}			-	-	-	0.47	-	-	-	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labeled "Typ" is not to be used for design purposes, but is intended as an indication of the IC's potential performance.

3. For voltage drops across the switch (ΔV_{switch}) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e. the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.)

ELECTRICAL CHARACTERISTICS (Note 4) (C_L = 50 pF, T_A = 25°C unless otherwise noted.)

Characteristic	Symbol	V _{DD} Vdc	Min	Typ (Note 5)	Max	Unit
Propagation Delay Times $V_{SS} = 0 V_{C}$ Input to Output (R _L = 10 kΩ) t_{PLH} , $t_{PHL} = (0.17 \text{ ns/pF}) C_L + 15.5 \text{ ns}$	IC t _{PLH} , t _{PHL}	5.0	_	20	40	ns
t_{PLH} , $t_{PHL} = (0.08 \text{ ns/pF}) \text{ C}_{L} + 6.0 \text{ ns}$ t_{PLH} , $t_{PHL} = (0.06 \text{ ns/pF}) \text{ C}_{L} + 4.0 \text{ ns}$		10 15		10 7.0	20 15	
Control to Output (R _L = 1 kΩ) (Figure 2) Output "1" to High Impedance	t _{PHZ}	5.0 10 15		40 35 30	80 70 60	ns
Output "0" to High Impedance	t _{PLZ}	5.0 10 15		40 35 30	80 70 60	ns
High Impedance to Output "1"	t _{PZH}	5.0 10 15		60 20 15	120 40 30	ns
High Impedance to Output "0"	tPZL	5.0 10 15	- - -	60 20 15	120 40 30	ns
	lc –	5.0	-	0.1	-	%
$ \begin{array}{ll} \text{Bandwidth (Switch ON) (Figure 3)} & V_{SS} = - \ 5 \ \text{Vd} \\ (\text{R}_L = 1 \ \text{k}\Omega, \ 20 \ \text{Log} \ (\text{V}_{out}/\text{V}_{in}) = - \ 3 \ \text{dB}, \ \text{C}_L = 50 \ \text{pF}, \\ \text{V}_{in} = 5 \ \text{V}_{p-p}) \end{array} $	c –	5.0	-	65	-	MHz
$ Feedthrough Attenuation (Switch OFF) V_{SS} = -5 Volume V_{in} = 5 V_{p-p}, R_L = 1 k\Omega, f_{in} = 1.0 \text{ MHz}) (Figure 3) $	lc –	5.0	-	- 50	_	dB
$ \begin{array}{ll} \mbox{Channel Separation (Figure 4)} & V_{SS} = - 5 \ V_{O} \\ \mbox{(V}_{in} = 5 \ V_{p-p}, \ R_L = 1 \ k\Omega, \ f_{in} = 8.0 \ MHz) \\ \mbox{(Switch A ON, Switch B OFF)} \end{array} $	lc –	5.0	-	- 50	_	dB
Crosstalk, Control Input to Signal Output (Figure 5) $V_{SS} = -5 V_{C}$ (R ₁ = 1 k Ω , R _L = 10 k Ω , Control t _{TLH} = t _{THL} = 20 ns)	lc –	5.0	_	300	_	mV _{p-p}

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

TEST CIRCUITS






Figure 1. ΔV Across Switch





 $V_{C} = V_{DD}$ for bandwidth test $V_{C} = V_{SS}$ for feedthrough test





Figure 3. Bandwidth and Feedthrough Attenuation



Control to Output




Figure 4. Channel Separation




Figure 6. Off Channel Leakage





Figure 7. Channel Resistance (R_{ON}) Test Circuit



TYPICAL RESISTANCE CHARACTERISTICS

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 V digital control signal is used to directly control a 5 V peak–to–peak analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage, the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V = logic high at the control inputs; $V_{SS} = GND = 0$ V = logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 V peak-to-peak signal which allows no margin at either peak. If voltage transients above

 V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{SS} .





Figure A. Application Example






ORDERING INFORMATION

Device	Package	Shipping [†]		
MC14066BDG	SOIC-14 (Pb-Free)	55 Units / Rail		
NLV14066BDG*	SOIC-14 (Pb-Free)	55 Units / Rail		
MC14066BDR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel		
NLV14066BDR2G*	SOIC-14 (Pb-Free)	2500 / Tape & Reel		
MC14066BDTR2G	TSSOP-14 (Pb-Free)	2500 / Tape & Reel		
NLV14066BDTR2G*	TSSOP-14 (Pb-Free)	2500 / Tape & Reel		
MC14066BFELG	SOEIAJ-14 (Pb-Free)	2000 / Tape & Reel		

For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP

Capable.


PACKAGE DIMENSIONS



*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

TSSOP-14 CASE 948G **ISSUE B**



NOTES:


OTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. S. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL

DIMENSION AT MAXIMUM MATERIAL CONDITION.

TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
М	0 °	8 °	0 °	8 °


SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOEIAJ-14 **CASE 965 ISSUE B**





NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
- 2. B. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15
- (0.006) PER SIDE.
- REFERENCE ONLY. 5.
- INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES	
DIM	MIN MAX		MIN	MAX	
Α		2.05		0.081	
A ₁	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
C	0.10	0.20	0.004	0.008	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
HE	7.40	8.20	0.291	0.323	
L	0.50	0.85	0.020	0.033	
LE	1.10	1.50	0.043	0.059	
М	0 °	10 °	0 °	10 °	
Q1	0.70	0.90	0.028	0.035	
Ζ		1.42		0.056	

ON Semiconductor and the 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent–Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi:

<u>MC14066BCP MC14066BCPG MC14066BD MC14066BDG MC14066BDR2G MC14066BDR2G MC14066BDTR2</u> <u>MC14066BDTR2G MC14066BF MC14066BFELG MC14066BFG NLV14066BDR2 NLV14066BDR2</u> NLV14066BDTR2G NLV14066BDR2G