

# Programmable Precision References


# TL431A, B Series, NCV431A, B Series, SCV431A

The TL431A, B integrated circuits are three–terminal programmable shunt regulator diodes. These monolithic IC voltage references operate as a low temperature coefficient zener which is programmable from  $V_{ref}$  to 36 V with two external resistors. These devices exhibit a wide operating current range of 1.0 mA to 100 mA with a typical dynamic impedance of 0.22  $\Omega$ . The characteristics of these references make them excellent replacements for zener diodes in many applications such as digital voltmeters, power supplies, and op amp circuitry. The 2.5 V reference makes it convenient to obtain a stable reference from 5.0 V logic supplies, and since the TL431A, B operates as a shunt regulator, it can be used as either a positive or negative voltage reference.

## **Features**

- Programmable Output Voltage to 36 V
- Voltage Reference Tolerance: ±0.4%, Typ @ 25°C (TL431B)
- Low Dynamic Output Impedance, 0.22 Ω Typical
- Sink Current Capability of 1.0 mA to 100 mA
- Equivalent Full-Range Temperature Coefficient of 50 ppm/°C Typical
- Temperature Compensated for Operation over Full Rated Operating Temperature Range
- Low Output Noise Voltage
- NCV/SCV Prefixes for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

1




This is an internally modified SOIC–8 package. Pins 2, 3, 6 and 7 are electrically common to the die attach flag. This internal lead frame modification increases power dissipation capability when appropriately mounted on a printed circuit board. This modified package conforms to all external dimensions of the standard SOIC–8 package.

# **ORDERING INFORMATION**

See detailed ordering and shipping information on page 13 of this data sheet.

# **DEVICE MARKING INFORMATION**

See general marking information in the device marking section on page 14 of this data sheet.



This device contains 12 active transistors.

Figure 3. Representative Schematic Diagram

Anode (A)

Component values are nominal

# MAXIMUM RATINGS (Full operating ambient temperature range applies, unless otherwise noted.)

Rating	Symbol	Value	Unit
Cathode to Anode Voltage	V <sub>KA</sub>	37	V
Cathode Current Range, Continuous	I <sub>K</sub>	-100 to +150	mA
Reference Input Current Range, Continuous	I <sub>ref</sub>	-0.05 to +10	mA
Operating Junction Temperature	T <sub>J</sub>	150	°C
Operating Ambient Temperature Range	T <sub>A</sub>		°C
TL431I, TL431AI, TL431BI		-40 to +85	
TL431C, TL431AC, TL431BC		0 to +70	
NCV431AI, NCV431B, TL431BV, SCV431AI		-40 to +125	
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>		W
Derate above 25°C Ambient Temperature			
D, LP Suffix Plastic Package		0.70	
P Suffix Plastic Package		1.10	
DM Suffix Plastic Package		0.52	
Total Power Dissipation @ T <sub>C</sub> = 25°C	P <sub>D</sub>		W
Derate above 25°C Case Temperature			
D, LP Suffix Plastic Package		1.5	
P Suffix Plastic Package		3.0	
ESD Rating (Note 1)			V
Human Body Model per JEDEC JESD22–A114F	HBM	>2000	
Machine Model per JEDEC JESD22-A115C Charged Device Model per JEDEC JESD22-C101E	MM CDM	>200 >500	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

# RECOMMENDED OPERATING CONDITIONS

Condition	Symbol	Min	Max	Unit
Cathode to Anode Voltage	V <sub>KA</sub>	V <sub>ref</sub>	36	V
Cathode Current	I <sub>K</sub>	1.0	100	mA

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

<sup>1.</sup> This device contains latch-up protection and exceeds ±100 mA per JEDEC standard JESD78.

# THERMAL CHARACTERISTICS


Characteristic	Symbol	D, LP Suffix Package	P Suffix Package	DM Suffix Package	Unit
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	178	114	240	°C/W
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	83	41	-	°C/W

# **ELECTRICAL CHARACTERISTICS** (T<sub>A</sub> = 25°C, unless otherwise noted.)

		TL431I		TL431C				
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Reference Input Voltage (Figure 1)  V <sub>KA</sub> = V <sub>ref</sub> , I <sub>K</sub> = 10 mA  T <sub>A</sub> = 25°C	V <sub>ref</sub>	2.44	2.495	2.55	2.44	2.495	2.55	V
$T_A = T_{low}$ to $T_{high}$ (Note 2)		2.41	-	2.58	2.423	-	2.567	
Reference Input Voltage Deviation Over Temperature Range (Figure 1, Notes 3, 4) $V_{KA}$ = $V_{ref}$ , $I_K$ = 10 mA	$\Delta V_{ref}$	ı	7.0	30	-	3.0	17	mV
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage $I_K = 10 \text{ mA}$ (Figure 2),	$rac{\Delta V_{ m ref}}{\Delta V_{ m KA}}$							mV/V
$\Delta V_{KA} = 10 \text{ V to V}_{ref}$ $\Delta V_{KA} = 36 \text{ V to } 10 \text{ V}$		_	-1.4 -1.0	-2.7 -2.0	_	-1.4 -1.0	-2.7 -2.0	
Reference Input Current (Figure 2) $I_K = 10 \text{ mA}, R1 = 10 \text{ k}, R2 = \infty$	I <sub>ref</sub>							μΑ
$T_A = 25^{\circ}$ C $T_A = T_{low}$ to $T_{high}$ (Note 2)		-	1.8 -	4.0 6.5	-	1.8 -	4.0 5.2	
Reference Input Current Deviation Over Temperature Range (Figure 2, Note 3) I <sub>K</sub> = 10 mA, R1 = 10 k, R2 = ∞	$\Delta I_{ref}$	ı	0.8	2.5	-	0.4	1.2	μΑ
Minimum Cathode Current For Regulation $V_{KA} = V_{ref}$ (Figure 1)	I <sub>min</sub>	-	0.5	1.0	_	0.5	1.0	mA
Off-State Cathode Current (Figure 3) V <sub>KA</sub> = 36 V, V <sub>ref</sub> = 0 V	I <sub>off</sub>	_	20	1000	_	20	1000	nA
Dynamic Impedance (Figure 1, Note 5) $V_{KA} = V_{ref}$ , $\Delta I_K = 1.0$ mA to 100 mA, f $\leq$ 1.0 kHz	Z <sub>KA</sub>	-	0.22	0.5	_	0.22	0.5	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- 2. T<sub>low</sub> = -40°C for TL431AIP TL431AILP, TL431IP, TL431IP, TL431BID, TL431BIP, TL431BIP, TL431AIDM, TL431AIDM, TL431BIDM; = 0°C for TL431ACP, TL431ACP, TL431CP, TL431CP, TL431CP, TL431ACD, TL431BCP, TL431BCP, TL431BCDM, TL431BCDM
  - T<sub>high</sub> = +85°C for TL431AIP, TL431BIP, TL431BID, TL431BID, TL431BIP, TL431BIDM, TL431BIDM, TL431AIDM, TL431ACDM, TL431BCDM, TL431BCDM, TL431BCDM, TL431BCDM
- 3. Guaranteed by design.
- The deviation parameter ΔV<sub>ref</sub> is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.



 $\alpha$ V<sub>ref</sub> can be positive or negative depending on whether V<sub>ref</sub> Min or V<sub>ref</sub> Max occurs at the lower ambient temperature. (Refer to Figure 6.)

$$\label{eq:Vref} \begin{split} \text{Example}: \Delta \text{V}_{ref} = 8.0 \text{ mV} \text{ and slope is positive,} \\ \text{V}_{ref} @ 25^{\circ}\text{C} = 2.495 \text{ V}, \Delta \text{T}_{A} = 70^{\circ}\text{C} \\ & \qquad \qquad \alpha \text{ V}_{ref} = \frac{0.008 \times 10^{6}}{70 \; (2.495)} = 45.8 \; \text{ppm}/^{\circ}\text{C} \end{split}$$


5. The dynamic impedance  $Z_{KA}$  is defined as:  $|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$ . When the device is programmed with two external resistors, R1 and R2, (refer to Figure 2) the total dynamic impedance of the circuit is defined as:  $|Z_{KA}'| \approx |Z_{KA}| \left(1 + \frac{R1}{R2}\right)$ 

# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C, unless otherwise noted.)

		TL431AI / NCV431AI/ SCV431AI		TL431AC		TL431BC / TL431BI / TL431BV / NCV431BV					
Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Reference Input Voltage (Figure 1) $V_{KA} = V_{ref}, \ I_K = 10 \text{ mA}$ $T_A = 25^{\circ}\text{C}$ $T_A = T_{low} \text{ to } T_{high} \text{ (Note 6)}$	V <sub>ref</sub>	2.47 2.44	2.495 –	2.52 2.55	2.47 2.453	2.495 –	2.52 2.537	2.485 2.475	2.495 2.495	2.505 2.515	V
Reference Input Voltage Deviation Over Temperature Range (Figure 1, Notes 7, 8) V <sub>KA</sub> = V <sub>ref</sub> , I <sub>K</sub> = 10 mA	$\Delta V_{ref}$	_	7.0	30	_	3.0	17	I	3.0	17	mV
Ratio of Change in Reference Input Voltage to Change in Cathode to Anode Voltage $I_K = 10$ mA (Figure 2), $\Delta V_{KA} = 10$ V to $V_{ref}$ $\Delta V_{KA} = 36$ V to 10 V	$\frac{\Delta V_{ref}}{\Delta V_{KA}}$		-1.4 -1.0	-2.7 -2.0		-1.4 -1.0	-2.7 -2.0	- 1	-1.4 -1.0	-2.7 -2.0	mV/V
Reference Input Current (Figure 2) $I_K = 10 \text{ mA, R1} = 10 \text{ k, R2} = \infty$ $T_A = 25^{\circ}\text{C}$ $T_A = T_{low} \text{ to } T_{high} \text{ (Note 6)}$	I <sub>ref</sub>	- -	1.8	4.0 6.5	- -	1.8 -	4.0 5.2	- -	1.1	2.0 4.0	μΑ
Reference Input Current Deviation Over Temperature Range (Figure 2, Note 7) I <sub>K</sub> = 10 mA, R1 = 10 k, R2 = ∞	$\Delta I_{ref}$	_	0.8	2.5	_	0.4	1.2	ı	0.8	2.5	μΑ
	I <sub>min</sub>	-	0.5	1.0	_	0.5	1.0	ı	0.5	1.0	mA
Off–State Cathode Current (Figure 3) V <sub>KA</sub> = 36 V, V <sub>ref</sub> = 0 V	I <sub>off</sub>	-	20	1000	_	20	1000	ı	0.23	500	nA
Dynamic Impedance (Figure 1, Note 9) $V_{KA} = V_{ref},  \Delta I_K = 1.0  \text{mA to } 100  \text{mA} \\ f \leq 1.0  \text{kHz}$	Z <sub>KA</sub>	-	0.22	0.5	-	0.22	0.5	-	0.14	0.3	Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.


- 6. T<sub>low</sub> = -40°C for TL431AIP TĹ431AILP, TL431IP, TL431ILP, TL431BID, TL431BIP, TL431BILP, TL431BV, TL431AIDM, TL431AIDM, TL431BIDM, NCV431AIDMR2G, NCV431AIDR2G, NCV431BVDR2G, SCV431AIDMR2G
  - 0°C for TL431ACP, TL431ACP, TL431CP, TL431CP, TL431CP, TL431CD, TL431ACD, TL431BCD, TL431BCP, TL431BCLP, TL431CDM, TL431ACDM, TL431BCDM, SCV431AIDMR2G
  - T<sub>high</sub> = +85°C for TL431AIP, TL431AILP, TL431IP, TL431BID, TL431BID, TL431BIDP, TL431BIDM, TL431BIDM, TL431BIDM, TL431BIDM, TL431BCDM, TL431BCDM, TL431BCDM
    - = +125°C TL431BV, NCV431AIDMR2G, NCV431AIDR2G, NCV431BVDMR2G, NCV431BVDR2G, SCV431AIDMR2G
- 7. Guaranteed by design.
- The deviation parameter ΔV<sub>ref</sub> is defined as the difference between the maximum and minimum values obtained over the full operating ambient temperature range that applies.




 $\alpha V_{ref}$  can be positive or negative depending on whether  $V_{ref}$  Min or  $V_{ref}$  Max occurs at the lower ambient temperature. (Refer to Figure 6.)

Example : 
$$\Delta V_{ref} = 8.0 \text{ mV}$$
 and slope is positive,  $V_{ref} @ 25^{\circ}C = 2.495 \text{ V}, \Delta T_{A} = 70^{\circ}C$   $\alpha V_{ref} = \frac{0.008 \times 10^{6}}{70 \ (2.495)} = 45.8 \text{ ppm/}^{\circ}C$ 

- 9. The dynamic impedance  $Z_{KA}$  is defined as  $|Z_{KA}| = \frac{\Delta V_{KA}}{\Delta I_{K}}$  When the device is programmed with two external resistors, R1 and R2, (refer
  - to Figure 2) the total dynamic impedance of the circuit is defined as:  $|Z_{KA}| \approx |Z_{KA}| \left(1 + \frac{R1}{R2}\right)$
- 10. NCV431AIDMR2G, NCV431AIDR2G, NCV431BVDMR2G, NCV431BVDR2G, SCV431AIDMR2G T<sub>low</sub> = -40°C, T<sub>high</sub> = +125°C. NCV prefix is for automotive and other applications requiring unique site and control change requirements.








Figure 1. Test Circuit for  $V_{KA} = V_{ref}$ 

Figure 2. Test Circuit for  $V_{KA} > V_{ref}$ 

Figure 3. Test Circuit for Ioff




Figure 4. Cathode Current versus Cathode Voltage




Figure 5. Cathode Current versus Cathode Voltage




Figure 6. Reference Input Voltage versus Ambient Temperature




Figure 7. Reference Input Current versus Ambient Temperature




Figure 8. Change in Reference Input Voltage versus Cathode Voltage




Figure 9. Off-State Cathode Current versus Ambient Temperature




Figure 10. Dynamic Impedance versus Frequency




Figure 11. Dynamic Impedance versus Ambient Temperature




Figure 12. Open-Loop Voltage Gain versus Frequency




Figure 13. Spectral Noise Density




Figure 14. Pulse Response




Figure 15. Stability Boundary Conditions




Figure 16. Test Circuit For Curve A of Stability Boundary Conditions




Figure 17. Test Circuit For Curves B, C, And D of Stability Boundary Conditions

# **TYPICAL APPLICATIONS**




Figure 18. Shunt Regulator




Figure 19. High Current Shunt Regulator





Figure 20. Output Control for a Three-Terminal Fixed Regulator






Figure 22. Constant Current Source




Figure 23. Constant Current Sink




Figure 24. TRIAC Crowbar





Figure 25. SRC Crowbar



L.E.D. indicator is 'on' when V+ is between the upper and lower limits.

$$\begin{aligned} & \text{Lower Limit} \ = \ \left(1 \ + \ \frac{R1}{R2}\right) V_{ref} \\ & \text{Upper Limit} \ = \ \left(1 \ + \ \frac{R3}{R4}\right) V_{ref} \end{aligned}$$

Figure 26. Voltage Monitor




Figure 27. Single–Supply Comparator with Temperature–Compensated Threshold




Figure 28. Linear Ohmmeter




Figure 29. Simple 400 mW Phono Amplifier




Figure 30. High Efficiency Step-Down Switching Converter

Test	Conditions	Results
Line Regulation	$V_{in} = 10 \text{ V to } 20 \text{ V}, I_0 = 1.0 \text{ A}$	53 mV (1.1%)
Load Regulation	V <sub>in</sub> = 15 V, I <sub>o</sub> = 0 A to 1.0 A	25 mV (0.5%)
Output Ripple	V <sub>in</sub> = 10 V, I <sub>o</sub> = 1.0 A	50 mVpp P.A.R.D.
Output Ripple	$V_{in} = 20 \text{ V}, I_0 = 1.0 \text{ A}$	100 mVpp P.A.R.D.
Efficiency	V <sub>in</sub> = 15 V, I <sub>o</sub> = 1.0 A	82%

## **APPLICATIONS INFORMATION**

The TL431 is a programmable precision reference which is used in a variety of ways. It serves as a reference voltage in circuits where a non-standard reference voltage is needed. Other uses include feedback control for driving an optocoupler in power supplies, voltage monitor, constant current source, constant current sink and series pass regulator. In each of these applications, it is critical to maintain stability of the device at various operating currents and load capacitances. In some cases the circuit designer can estimate the stabilization capacitance from the stability boundary conditions curve provided in Figure 15. However, these typical curves only provide stability information at specific cathode voltages and at a specific load condition. Additional information is needed to determine the capacitance needed to optimize phase margin or allow for process variation.

A simplified model of the TL431 is shown in Figure 31. When tested for stability boundaries, the load resistance is 150  $\Omega$ . The model reference input consists of an input transistor and a dc emitter resistance connected to the device anode. A dependent current source, Gm, develops a current whose amplitude is determined by the difference between the 1.78 V internal reference voltage source and the input transistor emitter voltage. A portion of Gm flows through compensation capacitance,  $C_{P2}$ . The voltage across  $C_{P2}$  drives the output dependent current source, Go, which is connected across the device cathode and anode.

Model component values are:

 $V_{ref} = 1.78 \text{ V}$ 

 $Gm = 0.3 + 2.7 \exp(-I_C/26 \text{ mA})$ 

where IC is the device cathode current and Gm is in mhos

Go = 
$$1.25 (V_{cp}2) \mu mhos$$
.

Resistor and capacitor typical values are shown on the model. Process tolerances are  $\pm 20\%$  for resistors,  $\pm 10\%$  for capacitors, and  $\pm 40\%$  for transconductances.

An examination of the device model reveals the location of circuit poles and zeroes:

P1 = 
$$\frac{1}{2\pi R_{GM} C_{P1}} = \frac{1}{2\pi * 1.0 M * 20 pF} = 7.96 \text{ kHz}$$

$$P2 = \frac{1}{2\pi R_{P2}C_{P2}} = \frac{1}{2\pi * 10 M * 0.265 pF} = 60 \text{ kHz}$$

Z1 = 
$$\frac{1}{2\pi R_{71}C_{P1}}$$
 =  $\frac{1}{2\pi * 15.9 k * 20 pF}$  = 500 kHz

In addition, there is an external circuit pole defined by the load:

$$P_{L} = \frac{1}{2\pi R_{I} C_{I}}$$

Also, the transfer dc voltage gain of the TL431 is:

$$G = G_M R_{GM} GoR_I$$

Example 1:

 $\rm I_{\mbox{\scriptsize C}} = 10\,m\mbox{\scriptsize mA}, R_{\mbox{\scriptsize L}} = \,230~\Omega, C_{\mbox{\scriptsize L}} = \,0.$  Define the transfer gain .

The DC gain is:

$$G = G_M R_{GM} GoR_L =$$
 $(2.138)(1.0 M)(1.25 \mu)(230) = 615 = 56 dB$ 

Loop gain = 
$$G \frac{8.25 \text{ k}}{8.25 \text{ k} + 15 \text{ k}} = 218 = 47 \text{ dB}$$

The resulting transfer function Bode plot is shown in Figure 32. The asymptotic plot may be expressed as the following equation:

$$Av = 615 \frac{\left(1 + \frac{jf}{500 \text{ kHz}}\right)}{\left(1 + \frac{jf}{8.0 \text{ kHz}}\right)\left(1 + \frac{jf}{60 \text{ kHz}}\right)}$$

The Bode plot shows a unity gain crossover frequency of approximately 600 kHz. The phase margin, calculated from the equation, would be 55.9 degrees. This model matches the Open–Loop Bode Plot of Figure 12. The total loop would have a unity gain frequency of about 300 kHz with a phase margin of about 44 degrees.




Figure 31. Simplified TL431 Device Model




Figure 32. Example 1 Circuit Open Loop Gain Plot Example 2.

 $I_C$  = 7.5 mA,  $R_L$  = 2.2 k $\Omega$ ,  $C_L$  = 0.01  $\mu$ F. Cathode tied to reference input pin. An examination of the data sheet stability boundary curve (Figure 15) shows that this value of load capacitance and cathode current is on the boundary. Define the transfer gain.

The DC gain is:

$$G = G_M R_{GM} GoR_L =$$

 $(2.323)(1.0 \text{ M})(1.25 \mu)(2200) = 6389 = 76 \text{ dB}$ 

The resulting open loop Bode plot is shown in Figure 33. The asymptotic plot may be expressed as the following equation:

$$Av = 615 \frac{\left(1 + \frac{jf}{500 \text{ kHz}}\right)}{\left(1 + \frac{jf}{8.0 \text{ kHz}}\right)\!\left(1 + \frac{jf}{60 \text{ kHz}}\right)\!\left(1 + \frac{jf}{7.2 \text{ kHz}}\right)}$$

Note that the transfer function now has an extra pole formed by the load capacitance and load resistance.

Note that the crossover frequency in this case is about 250 kHz, having a phase margin of about -46 degrees. Therefore, instability of this circuit is likely.




Figure 33. Example 2 Circuit Open Loop Gain Plot

With three poles, this system is unstable. The only hope for stabilizing this circuit is to add a zero. However, that can only be done by adding a series resistance to the output capacitance, which will reduce its effectiveness as a noise filter. Therefore, practically, in reference voltage applications, the best solution appears to be to use a smaller value of capacitance in low noise applications or a very large value to provide noise filtering and a dominant pole rolloff of the system.

# **ORDERING INFORMATION**

Device	Marking Code	Operating Temperature Range	Package Code	Shipping Information <sup>†</sup>	Tolerance	
TL431ACDG	AC				1.0%	
TL431BCDG	BC			98 Units / Rail	0.4%	
TL431CDG	С		SOIC-8		2.2%	
TL431ACDR2G	AC		(Pb-Free)		1.0%	
TL431BCDR2G	BC			2500 / Tape & Reel	0.4%	
TL431CDR2G	С				2.2%	
TL431ACDMR2G	TAC				1.0%	
TL431BCDMR2G	TBC		Micro8 (Pb-Free)	4000 / Tape & Reel	0.4%	
TL431CDMR2G	T-C		(1 5 1 100)		2.2%	
TL431ACPG	ACP		2212		1.0%	
TL431BCPG	BCP		PDIP-8 (Pb-Free)	50 Units / Rail	0.4%	
TL431CPG	CP		(1 5 1 100)		2.2%	
TL431ACLPG	ACLP	0°C to 70°C			1.0%	
TL431BCLPG	BCLP			2000 Units / Bag	0.4%	
TL431CLPG	CLP				2.2%	
TL431ACLPRAG	ACLP				1.0%	
TL431BCLPRAG	BCLP				0.4%	
TL431CLPRAG	CLP			0000 / Tana <sup>9</sup> Daal	2.2%	
TL431ACLPREG	ACLP	TO-92 (Pb-Free)		2000 / Tape & Reel	1.0%	
TL431BCLPREG	BCLP		(1.5.1.66)		0.4%	
TL431CLPREG	CLP				2.2%	
TL431ACLPRPG	ACLP			2000 / Tape & Ammo Box	1.0%	
TL431BCLPRMG	BCLP				0.4%	
TL431CLPRMG	CLP			2000 / Fan-Fold	0.00/	
TL431CLPRPG	CLP				2.2%	
TL431AIDG	Al		98 Units / Rail SOIC-8 (Pb-Free) 2500s / Tape & Reel	1.0%		
TL431BIDG	BI			98 Units / Rail	0.4%	
TL431IDG	I					2.2%
TL431AIDR2G	Al	1			(Pb-Free)	
TL431BIDR2G	BI			0.4%		
TL431IDR2G	I				2.2%	
TL431AIDMR2G	TAI				1.0%	
TL431BIDMR2G	TBI		Micro8 (Pb-Free)	4000 / Tape & Reel	0.4%	
TL431IDMR2G	T–I		(i b-i icc)	-1166)		
TL431AIPG	AIP		DDID -		1.0%	
TL431BIPG	BIP	−40°C to 85°C	PDIP-8 (Pb-Free)	50 Units / Rail	0.4%	
TL431IPG	IP	-40 C t0 85°C	(1.5.1100)		2.2%	
TL431AILPG	AILP				1.0%	
TL431BILPG	BILP			2000 Units / Bag	0.4%	
TL431ILPG	ILP				2.2%	
TL431AILPRAG	AILP				1.0%	
TL431BILPRAG	BILP		TO-92	2000 / Tana <sup>9</sup> Bool	0.4%	
SC431ILPRAG	ILP		(Pb-Free)	2000 / Tape & Reel	2.2%	
TL431ILPRAG	ILP				2.270	
TL431AILPRMG	All D				1.00/	
TL431AILPRPG	AILP			2000 / Tape & Ammo Box	1.0%	
TL431ILPRPG	ILP				2.2%	
	· · · · · · · · · · · · · · · · · · ·	-				

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


<sup>\*</sup>NCV/SCV Prefixes for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

## **ORDERING INFORMATION**


Device	Marking Code	Operating Temperature Range	Package Code	Shipping Information <sup>†</sup>	Tolerance
TL431BVDG	BV		SOIC-8	98 Units / Rail	
TL431BVDR2G	DV		(Pb-Free)	2500 / Tape & Reel	
TL431BVDMR2G	TBV		Micro8 (Pb-Free)	4000 / Tape & Reel	0.4%
TL431BVLPG	BVLP		TO-92	2000 Units / Bag	
TL431BVLPRAG	DVLF		(Pb-Free)	2000 / Tape & Reel	
TL431BVPG	BVP	−40°C to 125°C	PDIP-8 (Pb-Free)	50 Units / Rail	0.4%
NCV431AIDMR2G*	RAN	_40 0 10 123 0	Micro8	4000 / Tape & Reel	
SCV431AIDMR2G*	RAP		(Pb-Free)	4000 / Tape & neer	1%
NCV431AIDR2G*	AV		SOIC-8 (Pb-Free)	2500 / Tape & Reel	1 /0
NCV431BVDMR2G*	NVB		Micro8 (Pb-Free)	4000 / Tape & Reel	0.4%
NCV431BVDR2G*	BV		SOIC-8 (Pb-Free)	2500 / Tape & Reel	0.4%

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## **MARKING DIAGRAMS**




<sup>\*</sup>NCV/SCV Prefixes for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.




TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

**DATE 05 MAR 2021** 

# STRAIGHT LEAD





## NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS.
- 4. DIMENSION 6 AND 62 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION 62 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

	MILLIMETERS				
DIM	MIN.	N□M.	MAX.		
Δ	3.75	3.90	4.05		
A1	1.28	1.43	1.58		
Ø	0.38	0.465	0.55		
ρQ	0.62	0.70	0.78		
C	0.35	0.40	0.45		
D	7.85	8.00	8.15		
E	4.75	4.90	5.05		
E2	3.90				
е	1.27 BSC				
L	13.80	14.00	14.20		

# STYLES AND MARKING ON PAGE 3

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 1 OF 3		


ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.




TO-92 (TO-226) 1 WATT CASE 29-10 ISSUE D

**DATE 05 MAR 2021** 

# FORMED LEAD





## NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS.
- 4. DIMENSION 6 AND 62 DOES NOT INCLUDE DAMBAR PROTRUSION. LEAD WIDTH INCLUDING PROTRUSION SHALL NOT EXCEED 0.20. DIMENSION 62 LOCATED ABOVE THE DAMBAR PORTION OF MIDDLE LEAD.

	MILLIMETERS				
DIM	MIN.	N□M.	MAX.		
Α	3.75	3.90	4.05		
A1	1.28	1.43	1.58		
b	0.38	0.465	0.55		
b2	0.62	0.70	0.78		
С	0.35	0.40	0.45		
D	7.85	8.00	8.15		
Е	4.75	4.90	5.05		
E2	3.90				
O.		2.50 BSC			
L	13.80	14.00	14.20		
L2	13.20	13.60	14.00		
L3	3.00 REF				

# **STYLES AND MARKING ON PAGE 3**

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 2 OF 3		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# TO-92 (TO-226) 1 WATT

CASE 29-10 ISSUE D

# **DATE 05 MAR 2021**

2.	EMITTER BASE COLLECTOR	STYLE 2: PIN 1. 2. 3.	BASE EMITTER COLLECTOR	STYLE 3: PIN 1. 2. 3.	ANODE ANODE CATHODE	PIN 1. 2.	CATHODE CATHODE ANODE	STYLE 5: PIN 1. 2. 3.	
	GATE	PIN 1.	SOURCE DRAIN	PIN 1. 2.	DRAIN	2.	BASE 1 EMITTER BASE 2		CATHODE GATE ANODE
2.	CATHODE & ANODE	2.	MAIN TERMINAL 1 GATE MAIN TERMINAL 2	2.	ANODE 1 GATE CATHODE 2		EMITTER COLLECTOR BASE	STYLE 15: PIN 1. 2. 3.	ANODE 1
2.	ANODE	DINI 1	COLLECTOR BASE EMITTER	PIN 1	ANODE	PIN 1. 2.	GATE ANODE CATHODE	2.	NOT CONNECTED CATHODE ANODE
2.		PIN 1. 2.		PIN 1. 2.	GATE	PIN 1. 2.	EMITTER COLLECTOR/ANODE CATHODE	PIN 1. 2.	MT 1
	V <sub>CC</sub>		MT	PIN 1. 2.		PIN 1. 2.	NOT CONNECTED ANODE CATHODE	PIN 1. 2.	
		STYLE 32: PIN 1. 2. 3.	BASE COLLECTOR EMITTER	STYLE 33: PIN 1. 2. 3.	RETURN	PIN 1. 2.	INPUT GROUND LOGIC		

# GENERIC MARKING DIAGRAM\*



XXXX = Specific Device Code

A = Assembly Location

L = Wafer Lot Y = Year

W = Work Week

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.


DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TO-92 (TO-226) 1 WATT		PAGE 3 OF 3	

ON Semiconductor and III are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



PDIP-8 CASE 626-05 ISSUE P


**DATE 22 APR 2015** 



**TOP VIEW** 

b2

В



NOTE 5

e/2 NOTE 3 SEATING PLANE C D1 eВ 8X b **END VIEW** |⊕|0.010 M| C| A M| B M NOTE 6 SIDE VIEW

STYLE 1: PIN 1. AC IN 2. DC + IN 3. DC - IN 4. AC IN 5. GROUND 6. OUTPUT 7. AUXILIARY 8. V<sub>CC</sub>

## NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: INCHES.
  DIMENSIONS A, A1 AND L ARE MEASURED WITH THE PACK-
- AGE SEATED IN JEDEC SEATING PLANE GAUGE GS-3.
  DIMENSIONS D, D1 AND E1 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS ARE NOT TO EXCEED 0.10 INCH.
- DIMENSION E IS MEASURED AT A POINT 0.015 BELOW DATUM PLANE H WITH THE LEADS CONSTRAINED PERPENDICULAR
- 6. DIMENSION eB IS MEASURED AT THE LEAD TIPS WITH THE
- LEADS UNCONSTRAINED.

  DATUM PLANE H IS COINCIDENT WITH THE BOTTOM OF THE LEADS, WHERE THE LEADS EXIT THE BODY.
- PACKAGE CONTOUR IS OPTIONAL (ROUNDED OR SQUARE

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α		0.210		5.33
A1	0.015		0.38	
A2	0.115	0.195	2.92	4.95
b	0.014	0.022	0.35	0.56
b2	0.060	TYP	1.52	TYP
С	0.008	0.014	0.20	0.36
D	0.355	0.400	9.02	10.16
D1	0.005		0.13	
E	0.300	0.325	7.62	8.26
E1	0.240	0.280	6.10	7.11
е	0.100	BSC	2.54	BSC
eВ		0.430		10.92
L	0.115	0.150	2.92	3.81
М		10°		10°

# **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year WW = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASB42420B	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	PDIP-8		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



SOIC-8 NB CASE 751-07 **ISSUE AK** 

**DATE 16 FEB 2011** 



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE
- DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

	MILLIMETERS		INC	INCHES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27 BSC		0.050 BSC			
Н	0.10	0.25	0.004	0.010		
J	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

# **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **GENERIC MARKING DIAGRAM\***



XXXXX = Specific Device Code = Assembly Location

= Wafer Lot = Year = Work Week

= Pb-Free Package



XXXXXX = Specific Device Code = Assembly Location Α

= Year ww = Work Week

= Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

# **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-8 NB		PAGE 1 OF 2	

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

# SOIC-8 NB CASE 751-07 ISSUE AK

# DATE 16 FEB 2011

STYLE 3: PIN 1. DRAIN, PIE #1 CTOR, #1 CTOR, #2 CTOR, #1 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #2 CTOR, #1	2. ANODE 3. ANODE 4. ANODE 5. ANODE 6. ANODE 7. ANODE 8. COMMON CATHODE  STYLE 8: PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #1 Vd  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #1
E PIN 1. INPUT 2. EXTERNAL BY 3. THIRD STAGE 4. GROUND E 5. DRAIN 6. GATE 3 7. SECOND STAGE 8. FIRST STAGE STYLE 11: ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 ID	PIN 1. COLLECTOR, DIE #1 2. BASE, #1 3. BASE, #2 4. COLLECTOR, #2 5. COLLECTOR, #2 6. EMITTER, #2 7. EMITTER, #1 Vd 8. COLLECTOR, #1  STYLE 12: PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN 8. TYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
ID PIN 1. SOURCE 1 2. GATE 1 T 3. SOURCE 2 ID 4. GATE 2 ID 5. DRAIN 2 6. DRAIN 2 7. DRAIN 1 ID 8. DRAIN 1 STYLE 15: RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. SOURCE 2. SOURCE 3. SOURCE 4. GATE 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN STYLE 16: PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
STYLE 15:  RCE PIN 1. ANODE 1 E 2. ANODE 1 RCE 3. ANODE 1	PIN 1. EMITTER, DIE #1 2. BASE, DIE #1 3. EMITTER, DIE #2
N 7. CATHODE, CON N 8. CATHODE, CON	MMON         5. COLLECTOR, DIE #2           MMON         6. COLLECTOR, DIE #2           MMON         7. COLLECTOR, DIE #1           MMON         8. COLLECTOR, DIE #1
STYLE 19: PIN 1. SOURCE 1 E 2. GATE 1 E 3. SOURCE 2 4. GATE 2 5. DRAIN 2 6. MIRROR 2 DE 7. DRAIN 1 DE 8. MIRROR 1	STYLE 20: PIN 1. SOURCE (N) 2. GATE (N) 3. SOURCE (P) 4. GATE (P) 5. DRAIN 6. DRAIN 7. DRAIN 8. DRAIN
STYLE 23: E1 PIN 1. LINE 1 IN DN CATHODE/VCC 2. COMMON ANC DN CATHODE/VCC 3. COMMON ANC E3 4. LINE 2 IN DN ANODE/GND 5. LINE 2 OUT E4 6. COMMON ANC E5 7. COMMON ANC DN ANODE/GND 8. LINE 1 OUT	ODE/GND 2. EMITTER ODE/GND 3. COLLECTOR/ANODE
STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ 5. SOURCE 6. SOURCE 6. SOURCE 7. SOURCE 8. DRAIN	STYLE 28: PIN 1. SW_TO_GND 2. DASIC_OFF 3. DASIC_SW_DET 4. GND 5. V MON 6. VBULK 7. VBULK 8. VIN
1 1	
;	STYLE 27: PIN 1. ILIMIT 2. OVLO 3. UVLO 4. INPUT+ E 5. SOURCE E 6. SOURCE E 7. SOURCE 8. DRAIN

DOCUMENT NUMBER:	ER: 98ASB42564B Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in r		' '
DESCRIPTION:	SOIC-8 NB		PAGE 2 OF 2

ON Semiconductor and IN are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.



# Micro8 CASE 846A-02 ISSUE K

**DATE 16 JUL 2020** 









### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.10 mm IN EXCESS OF MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 mm PER SIDE. DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 mm PER SIDE. DIMENSIONS D AND E ARE DETERMINED AT DATUM F.
- DATUMS A AND B ARE TO BE DETERMINED AT DATUM F.
- A1 IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.



MOUNTING FOOTPRINT

DIM	MI	LLIMETE	RS
DIM	MIN.	N□M.	MAX.
Α	-	-	1.10
A1	0.05	0.08	0.15
b	0.25	0.33	0.40
c	0.13	0.18	0.23
D	2.90	3.00	3.10
Ε	2.90	3.00	3.10
е	0.65 BSC		
HE	4.75	4.90	5.05
L	0.40	0.55	0.70

# **GENERIC MARKING DIAGRAM\***



XXXX = Specific Device Code Α = Assembly Location

Υ = Year W = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

STYLE 1:	STYLE 2:	STYLE 3:
PIN 1. SOURCE	PIN 1. SOURCE 1	PIN 1. N-SOURCE
<ol><li>SOURCE</li></ol>	2. GATE 1	2. N-GATE
<ol><li>SOURCE</li></ol>	3. SOURCE 2	3. P-SOURCE
<ol><li>GATE</li></ol>	4. GATE 2	4. P-GATE
<ol><li>DRAIN</li></ol>	5. DRAIN 2	5. P-DRAIN
<ol><li>DRAIN</li></ol>	6. DRAIN 2	6. P-DRAIN
7. DRAIN	7. DRAIN 1	7. N-DRAIN
8. DRAIN	8. DRAIN 1	8. N-DRAIN

DOCUMENT NUMBER:	98ASB14087C	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	MICRO8		PAGE 1 OF 1	

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# onsemi:

NCV431AIDMR2 NCV431AIDMR2G NCV431AIDR2 NCV431AIDR2G TL431ACLPX TL431ACD TL431ACDG
TL431ACDMR2 TL431ACDMR2G TL431ACDR2 TL431ACDR2G TL431ACLP TL431ACLPG TL431ACLPRA
TL431ACLPRAG TL431ACLPRE TL431ACLPREG TL431ACLPRP TL431ACLPRPG TL431ACLPRAG TL431AIDMR2 TL431AIDMR2G TL431AIDMR2 TL431AIDMR2G TL431AIDMR2G TL431AIDMR2G TL431AIDMR2G TL431AIDMR2G TL431AIDMR2G TL431AILPRAG TL431AILPRAG TL431AILPRAG TL431AILPRAG TL431BCDMR2 TL431BCDMR2G TL431BCDR2G TL431BCDR2G
TL431BCLP TL431BCLPG TL431BCLPRAG TL431BCLPRAG TL431BCLPREG TL431BCLPRAG TL431BIDMR2G TL431BVLPG
TL431BVDG TL431BVDMR2 TL431BVDMR2G TL431BVDR2 TL431BVDR2G TL431BVLPG
TL431BVP TL431BVPG TL431CD TL431CDG TL431CDMR2 TL431CDMR2G TL431CDR2G TL431CDR2G
TL431CLPRMG TL431CLPRAG TL431CLPRAG TL431CLPREG TL431CLPRM
TL431CLPRMG TL431CLPRAG TL431CLPRAG TL431CLPREG TL431CLPRM
TL431CLPRMG TL431CLPRAG TL431CLPRAG TL431CLPREG TL431CLPRM
TL431CLPRMG TL431CLPRAG TL431CLPRAG TL431CLPREG TL431IDMR2
TL431IDMR2G TL431IDR2 TL431IDR2G TL431IDR2
TL431IDMR2G TL431IDR2 TL431IDR2G TL431IDR2
TL431IDMR2G TL431IDR2 TL431IDR2G TL431IDR2