

# STM32L15xCC STM32L15xRC STM32L15xUC STM32L15xVC

Ultra-low-power 32-bit MCU ARM®-based Cortex®-M3, 256KB Flash, 32KB SRAM, 8KB EEPROM, LCD, USB, ADC, DAC

Datasheet - production data

#### **Features**

- Ultra-low-power platform
  - 1.65 V to 3.6 V power supply
  - -40 °C to 105 °C temperature range
  - 0.29µA Standby mode (3 wakeup pins)
  - 1.15 µA Standby mode + RTC
  - 0.44 µA Stop mode (16 wakeup lines)
  - 1.4 µA Stop mode + RTC
  - 8.6 μA Low-power run mode
  - 185 μA/MHz Run mode
  - 10 nA ultra-low I/O leakage
  - 8 µs wakeup time
- Core: ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit CPU
  - From 32 kHz up to 32 MHz max
  - 1.25 DMIPS/MHz (Dhrystone 2.1)
  - Memory protection unit
- · Reset and supply management
  - Low-power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
  - Ultra-low-power POR/PDR
  - Programmable voltage detector (PVD)
- Clock sources
  - 1 to 24 MHz crystal oscillator
  - 32 kHz oscillator for RTC with calibration
  - High Speed Internal 16 MHz factory-trimmed RC (+/- 1%)
  - Internal Low-power 37 kHz RC
  - Internal multispeed low-power 65 kHz to 4.2 MHz PLL for CPU clock and USB (48 MHz)
- Pre-programmed bootloader
  - USB and USART supported
- Development support
  - Serial wire debug supported
  - JTAG and trace supported

This is information on a product in full production.

 Up to 83 fast I/Os (70 I/Os 5V tolerant), all mappable on 16 external interrupt vectors









LQFP100 (14 × 14 mm) LQFP64 (10 × 10 mm) LQFP48 (7 x 7 mm)

UFBGA100 (7 x 7 mm) (

WLCSP63 (0.4 mm pitch)

UFQFPN48 (7x7 mm)

Memories

- 256 Kbytes of Flash memory with ECC
- 32 Kbytes of RAM
- 8 Kbytes of true EEPROM with ECC
- 128-byte backup register
- LCD Driver (except STM32L151xC devices) up to 8x40 segments, contrast adjustment, blinking mode, step-up converter
- Rich analog peripherals (down to 1.8 V)
  - 2x operational amplifiers
  - 12-bit ADC 1Msps up to 25 channels
  - 12-bit DAC 2 channels with output buffers
  - 2x ultra-low-power-comparators (window mode and wake up capability)
- DMA controller 12x channels
- 9x peripheral communication interfaces
  - 1x USB 2.0 (internal 48 MHz PLL)
  - 3x USARTs
  - Up to 8x SPIs (2x I2S, 3x 16 Mbit/s)
  - 2x I2Cs (SMBus/PMBus)
- 11x timers: 1x 32-bit, 6x 16-bit with up to 4 IC/OC/PWM channels, 2x 16-bit basic timers, 2x watchdog timers (independent and window)
- Up to 23 capacitive sensing channels
- CRC calculation unit, 96-bit unique ID

#### **Table 1. Device summary**

Reference	Part number
STM32L151CC	STM32L151CCT6, STM32L151CCU6
STM32L151RC <sup>(1)</sup>	STM32L151RCT6
STM32L151UC	STM32L151UCY6
STM32L151VC <sup>(1)</sup>	STM32L151VCT6, STM32L151VCH6
STM32L152CC	STM32L152CCT6, STM32L152CCU6
STM32L152RC <sup>(1)</sup>	STM32L152RCT6
STM32L152UC	STM32L152UCY6
STM32L152VC <sup>(1)</sup>	STM32L152VCT6, STM32L152VCH6

For sales types ending with "A" and STM32L15xxC products in WLCSP64 package, please refer to STM32L15xxC/C-A datasheet.

www.st.com

## **Contents**

1	Intro	duction	١	9
2	Desc	ription		. 10
	2.1	Device	e overview	11
	2.2	Ultra-lo	ow-power device continuum	. 12
		2.2.1	Performance	12
		2.2.2	Shared peripherals	12
		2.2.3	Common system strategy	12
		2.2.4	Features	12
3	Fund	tional c	overview	. 13
	3.1	Low-po	ower modes	. 14
	3.2	$ARM^{ ext{ ext{@}}}$	Cortex®-M3 core with MPU	. 18
	3.3	Reset	and supply management	. 19
		3.3.1	Power supply schemes	19
		3.3.2	Power supply supervisor	19
		3.3.3	Voltage regulator	20
		3.3.4	Boot modes	20
	3.4	Clock r	management	. 21
	3.5	Low-po	ower real-time clock and backup registers	. 23
	3.6	GPIOs	s (general-purpose inputs/outputs)	. 23
	3.7	Memor	ries	. 24
	3.8	DMA (	direct memory access)	. 24
	3.9	LCD (li	iquid crystal display)	. 25
	3.10	ADC (a	analog-to-digital converter)	. 25
		3.10.1	Temperature sensor	
		3.10.2	Internal voltage reference (V <sub>REFINT</sub> )	26
	3.11	DAC (d	digital-to-analog converter)	. 26
	3.12	Operat	tional amplifier	. 27
	3.13	-	ow-power comparators and reference voltage	
	3.14		n configuration controller and routing interface	
	3.15	•	sensing	
	0			· <b>-</b> '



3.17.1 3.17.2 3.17.3 3.17.4 3.17.5 8 CRC (c 9 Develo 3.19.1 3.19.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)  Basic timers (TIM6 and TIM7)  SysTick timer  Independent watchdog (IWDG)  Window watchdog (WWDG)  unication interfaces  I²C bus  Universal synchronous/asynchronous receiver transmitter (USART)  Serial peripheral interface (SPI)  Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  pment support  Serial wire JTAG debug port (SWJ-DP)  Embedded Trace Macrocell™	29 29 29 29 30 30 30 30 31
3.16.3 3.16.4 3.16.5 7 Common 3.17.1 3.17.2 3.17.3 3.17.4 3.17.5 8 CRC (constant) 9 Develor 3.19.1 3.19.2	SysTick timer Independent watchdog (IWDG) Window watchdog (WWDG) unication interfaces I²C bus Universal synchronous/asynchronous receiver transmitter (USART) Serial peripheral interface (SPI) Inter-integrated sound (I2S) Universal serial bus (USB) cyclic redundancy check) calculation unit spment support Serial wire JTAG debug port (SWJ-DP)	29 29 29 30 30 30 31 31
3.16.4 3.16.5 7 Commo 3.17.1 3.17.2 3.17.3 3.17.4 3.17.5 8 CRC (composed of the composed of th	Independent watchdog (IWDG) Window watchdog (WWDG) unication interfaces I²C bus Universal synchronous/asynchronous receiver transmitter (USART) Serial peripheral interface (SPI) Inter-integrated sound (I2S) Universal serial bus (USB) cyclic redundancy check) calculation unit epment support Serial wire JTAG debug port (SWJ-DP)	29 29 29 30 30 30 30 31
3.16.5 7 Common 3.17.1 3.17.2 3.17.3 3.17.4 3.17.5 8 CRC (common 3.19.1 3.19.2	Window watchdog (WWDG)  unication interfaces  I²C bus  Universal synchronous/asynchronous receiver transmitter (USART)  Serial peripheral interface (SPI)  Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  spment support  Serial wire JTAG debug port (SWJ-DP)	29 29 30 30 30 30 31
7 Commondaria 3.17.1 3.17.2 3.17.3 3.17.4 3.17.5 CRC (constant) Develo 3.19.1 3.19.2	unication interfaces  I²C bus  Universal synchronous/asynchronous receiver transmitter (USART)  Serial peripheral interface (SPI)  Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  ppment support  Serial wire JTAG debug port (SWJ-DP)	. 29 30 30 30 30 31
3.17.1 3.17.2 3.17.3 3.17.4 3.17.5 8 CRC (c 9 Develo 3.19.1 3.19.2	I²C bus  Universal synchronous/asynchronous receiver transmitter (USART)  Serial peripheral interface (SPI)  Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  pment support  Serial wire JTAG debug port (SWJ-DP)	29 30 30 30 30 31
3.17.2 3.17.3 3.17.4 3.17.5 8 CRC (d 9 Develo 3.19.1 3.19.2	Universal synchronous/asynchronous receiver transmitter (USART)  Serial peripheral interface (SPI)  Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  ppment support  Serial wire JTAG debug port (SWJ-DP)	30 30 30 30 31
3.17.3 3.17.4 3.17.5 8 CRC (c 9 Develo 3.19.1 3.19.2	Serial peripheral interface (SPI)  Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  ppment support  Serial wire JTAG debug port (SWJ-DP)	30 30 30 31
3.17.4 3.17.5 8 CRC (d 9 Develo 3.19.1 3.19.2	Inter-integrated sound (I2S)  Universal serial bus (USB)  cyclic redundancy check) calculation unit  ppment support  Serial wire JTAG debug port (SWJ-DP)	30 30 . 30 . 31
3.17.5 8 CRC (d 9 Develo 3.19.1 3.19.2	Universal serial bus (USB)	30 . 30 . 31
8 CRC (d 9 Develo 3.19.1 3.19.2	cyclic redundancy check) calculation unit	. 30 . 31
9 Develo 3.19.1 3.19.2	opment support	. 31
3.19.1 3.19.2	Serial wire JTAG debug port (SWJ-DP)	. 31
3.19.1 3.19.2	Serial wire JTAG debug port (SWJ-DP)	. 31
mory maן	pping	. 51
ectrical ch	naracteristics	. 52
Param	eter conditions	. 52
6.1.1	Minimum and maximum values	52
6.1.2	Typical values	52
6.1.3	Typical curves	52
6.1.4	Loading capacitor	52
6.1.5	Pin input voltage	. 52
6.1.6	Power supply scheme	53
6.1.7	Optional LCD power supply scheme	54
6.1.8	Current consumption measurement	54
Absolu	te maximum ratings	. 55
Operat	ting conditions	. 56
6.3.1	General operating conditions	56
6.3.2	Embedded reset and power control block characteristics	57
6.3.3	Embedded internal reference voltage	59
	emory ma ectrical ch Param 6.1.1 6.1.2 6.1.3 6.1.4 6.1.5 6.1.6 6.1.7 6.1.8 Absolution Operation 6.3.1 6.3.2	6.1.1 Minimum and maximum values 6.1.2 Typical values 6.1.3 Typical curves 6.1.4 Loading capacitor 6.1.5 Pin input voltage 6.1.6 Power supply scheme 6.1.7 Optional LCD power supply scheme 6.1.8 Current consumption measurement Absolute maximum ratings Operating conditions 6.3.1 General operating conditions 6.3.2 Embedded reset and power control block characteristics



9	Revi	sion His	story	131
8	Part	number	ing	130
		7.7.1	Reference document	129
	7.7		al characteristics	
		informa	ation	
	7.6	• •	P63, 0.400 mm pitch wafer level chip size package	122
	7.5		A100, 7 x 7 mm, 100-ball ultra thin, fine pitch ball grid ackage information	122
	7.4	UFQFP	PN48 7 x 7 mm, 0.5 mm pitch, package information	
	7.3	informa		
	7.2	informa	4, 10 x 10 mm, 64-pin low-profile quad flat package ation	
	7.1		00, 14 x 14 mm, 100-pin low-profile quad flat package ation	
7	Pack	age info	ormation	110
		6.3.22	LCD controller	109
		6.3.21	Comparator	
		6.3.20	Temperature sensor characteristics	107
		6.3.19	Operational amplifier characteristics	105
		6.3.18	DAC electrical specifications	103
		6.3.17	12-bit ADC characteristics	
		6.3.16	Communications interfaces	
		6.3.15	TIM timer characteristics	
		6.3.14	NRST pin characteristics	
		6.3.13	I/O port characteristics	
		6.3.11	I/O current injection characteristics	
		6.3.10	Electrical sensitivity characteristics	
		6.3.10	EMC characteristics	
		6.3.9	Memory characteristics	
		6.3.8	PLL characteristics	
		6.3.7	Internal clock source characteristics	
		6.3.6	External clock source characteristics	
		6.3.4	Supply current characteristics	
		6.3.4	Supply current characteristics	60



## List of tables

Table 1.	Device summary	1
Table 2.	Ultra-low-power STM32L151xC and STM32L152xC device features	
	and peripheral counts	11
Table 3.	Functionalities depending on the operating power supply range	15
Table 4.	CPU frequency range depending on dynamic voltage scaling	16
Table 5.	Functionalities depending on the working mode (from Run/active down to	
	standby)	17
Table 6.	V <sub>I CD</sub> rail decoupling	
Table 7.	Timer feature comparison	
Table 8.	Legend/abbreviations used in the pinout table	38
Table 9.	STM32L151xC and STM32L152xC pin definitions	
Table 10.	Alternate function input/output	46
Table 11.	Voltage characteristics	55
Table 12.	Current characteristics	55
Table 13.	Thermal characteristics	56
Table 14.	General operating conditions	56
Table 15.	Embedded reset and power control block characteristics	57
Table 16.	Embedded internal reference voltage calibration values	59
Table 17.	Embedded internal reference voltage	59
Table 18.	Current consumption in Run mode, code with data processing running from Flash	61
Table 19.	Current consumption in Run mode, code with data processing running from RAM	62
Table 20.	Current consumption in Sleep mode	63
Table 21.	Current consumption in Low-power run mode	
Table 22.	Current consumption in Low-power sleep mode	65
Table 23.	Typical and maximum current consumptions in Stop mode	66
Table 24.	Typical and maximum current consumptions in Standby mode	68
Table 25.	Peripheral current consumption	69
Table 26.	Low-power mode wakeup timings	
Table 27.	High-speed external user clock characteristics	
Table 28.	Low-speed external user clock characteristics	
Table 29.	HSE oscillator characteristics	
Table 30.	LSE oscillator characteristics (f <sub>LSE</sub> = 32.768 kHz)	
Table 31.	HSI oscillator characteristics	
Table 32.	LSI oscillator characteristics	
Table 33.	MSI oscillator characteristics	
Table 34.	PLL characteristics	
Table 35.	RAM and hardware registers	
Table 36.	Flash memory and data EEPROM characteristics	
Table 37.	Flash memory and data EEPROM endurance and retention	
Table 38.	EMS characteristics	
Table 39.	EMI characteristics	
Table 40.	ESD absolute maximum ratings	
Table 41.	Electrical sensitivities	
Table 42.	I/O current injection susceptibility	
Table 43.	I/O static characteristics	
Table 44.	Output voltage characteristics	
Table 45.	I/O AC characteristics	
Table 46.	NRST pin characteristics	88



DocID022799 Rev 13

#### List of tables

#### STM32L151xC STM32L152xC

Table 47.	TIMx characteristics	89
Table 48.	I <sup>2</sup> C characteristics	
Table 49.	SCL frequency (f <sub>PCLK1</sub> = 32 MHz, V <sub>DD</sub> = VDD_I2C = 3.3 V)	91
Table 50.	SPI characteristics	
Table 51.	USB startup time	95
Table 52.	USB DC electrical characteristics	95
Table 53.	USB: full speed electrical characteristics	95
Table 54.	I2S characteristics	96
Table 55.	ADC clock frequency	98
Table 56.	ADC characteristics	98
Table 57.	ADC accuracy	100
Table 58.	Maximum source impedance R <sub>AIN</sub> max	102
Table 59.	DAC characteristics	103
Table 60.	Operational amplifier characteristics	105
Table 61.	Temperature sensor calibration values	107
Table 62.	Temperature sensor characteristics	107
Table 63.	Comparator 1 characteristics	107
Table 64.	Comparator 2 characteristics	108
Table 65.	LCD controller characteristics	
Table 66.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	
Table 67.	LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data	
Table 68.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	117
Table 69.	UFQFPN48 – ultra thin fine pitch quad flat pack no-lead 7 × 7 mm,	
	0.5 mm pitch package mechanical data	
Table 70.	UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data	
Table 71.	UFBGA100, 7 x 7 mm, 0.50 mm pitch, recommended PCB design rules	
Table 72.	WLCSP63, 0.400 mm pitch wafer level chip size package mechanical data	
Table 73.	Thermal characteristics	
Table 74.	STM32L151xC and STM32L152xC ordering information scheme	
Table 75.	Document revision history	131



## List of figures

Figure 1.	Ultra-low-power STM32L151xC and STM32L152xC block diagram	13
Figure 2.	Clock tree	
Figure 3.	STM32L15xVC UFBGA100 ballout	
Figure 4.	STM32L15xVC LQFP100 pinout	
Figure 5.	STM32L15xRC LQFP64 pinout	
Figure 6.	STM32L15xUC WLCSP63 ballout	
Figure 7.	STM32L15xCC UFQFPN48 pinout.	
Figure 8.	STM32L15xCC LQFP48 pinout	
Figure 9.	Memory map	
Figure 10.	Pin loading conditions	
Figure 11.	Pin input voltage	
Figure 12.	Power supply scheme.	
Figure 13.	Optional LCD power supply scheme	
Figure 14.	Current consumption measurement scheme	
Figure 15.	High-speed external clock source AC timing diagram	
Figure 16.	Low-speed external clock source AC timing diagram	
Figure 17.	HSE oscillator circuit diagram	
Figure 18.	Typical application with a 32.768 kHz crystal	
Figure 19.	I/O AC characteristics definition	
Figure 20.	Recommended NRST pin protection	
Figure 21.	I <sup>2</sup> C bus AC waveforms and measurement circuit	
Figure 22.	SPI timing diagram - slave mode and CPHA = 0	
Figure 23.	SPI timing diagram - slave mode and CPHA = 1 <sup>(1)</sup>	
Figure 24.	SPI timing diagram - master mode (1)	
Figure 25.	USB timings: definition of data signal rise and fall time	
Figure 26.	I <sup>2</sup> S slave timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 27.	I <sup>2</sup> S master timing diagram (Philips protocol) <sup>(1)</sup>	
Figure 28.	ADC accuracy characteristics	
Figure 29.	Typical connection diagram using the ADC	101 101
Figure 30.	Maximum dynamic current consumption on V <sub>REF+</sub> supply pin during ADC	101
i igure 50.	conversion	102
Figure 31.	12-bit buffered /non-buffered DAC	
Figure 31.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	
Figure 33.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	110
i igure 55.	recommended footprint	111
Figure 34.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example	
Figure 34.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	
Figure 35.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	113
rigule 30.	recommended footprint	111
Figure 37.	LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example	
Figure 37.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline	
Figure 39.	LQFP48 recommended footprint	
Figure 39.	LQFP48 package top view example	
Figure 41. Figure 42.	UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline	
Figure 42. Figure 43.	UFQFPN48 recommended footprint	
•	UFBGA100, 7 x 7 mm, 0.5 mm pitch package outline	
Figure 44.		
Figure 45.	UFBGA100, 7 x 7 mm, 0.5 mm pitch, package recommended footprint	1∠3



## List of figures

## STM32L151xC STM32L152xC

Figure 46.	UFBGA100, 7 x 7 mm, 0.5 mm pitch, package top view example	124
Figure 47.	WLCSP63, 0.400 mm pitch wafer level chip size package outline	125
Figure 48.	WLCSP63 device marking example	127
Figure 49.	Thermal resistance suffix 6	129
Figure 50.	Thermal resistance suffix 7	129



## 1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151xC and STM32L152xC ultra-low-power ARM<sup>®</sup> Cortex<sup>®</sup>-M3 based microcontroller product line with a Flash memory of 256 Kbytes.

The ultra-low-power STM32L151xC and STM32L152xC family includes devices in 6 different package types: from 48 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultra-low-power STM32L151xC and STM32L152xC microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- · PC peripherals, gaming, GPS and sport equipment
- Alarm systems, wired and wireless sensors, video intercom
- Utility metering

This STM32L151xC and STM32L152xC datasheet should be read in conjunction with the STM32L1xxxx reference manual (RM0038). The application note "Getting started with STM32L1xxxx hardware development" (AN3216) gives a hardware implementation overview. Both documents are available from the STMicroelectronics website <a href="https://www.st.com">www.st.com</a>.

For information on the ARM<sup>®</sup> Cortex<sup>®</sup>-M3 core please refer to the ARM<sup>®</sup> Cortex<sup>®</sup>-M3 technical reference manual, available from the www.arm.com website. *Figure 1* shows the general block diagram of the device family.



## 2 Description

The ultra-low-power STM32L151xC and STM32L152xC devices incorporate the connectivity power of the universal serial bus (USB) with the high-performance ARM<sup>®</sup> Cortex<sup>®</sup>-M3 32-bit RISC core operating at a frequency of 32 MHz (33.3 DMIPS), a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 256 Kbytes and RAM up to 32 Kbytes) and an extensive range of enhanced I/Os and peripherals connected to two APB buses.

The STM32L151xC and STM32L152xC devices offer two operational amplifiers, one 12-bit ADC, two DACs, two ultra-low-power comparators, one general-purpose 32-bit timer, six general-purpose 16-bit timers and two basic timers, which can be used as time bases.

Moreover, the STM32L151xC and STM32L152xC devices contain standard and advanced communication interfaces: up to two I2Cs, three SPIs, two I2S, three USARTs and an USB. The STM32L151xC and STM32L152xC devices offer up to 23 capacitive sensing channels to simply add a touch sensing functionality to any application.

They also include a real-time clock and a set of backup registers that remain powered in Standby mode.

Finally, the integrated LCD controller (except STM32L151xC devices) has a built-in LCD voltage generator that allows to drive up to 8 multiplexed LCDs with the contrast independent of the supply voltage.

The ultra-low-power STM32L151xC and STM32L152xC devices operate from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. They are available in the -40 to +85  $^{\circ}$ C and -40 to +105  $^{\circ}$ C temperature ranges. A comprehensive set of power-saving modes allows the design of low-power applications.



577

## 2.1 Device overview

Table 2. Ultra-low-power STM32L151xC and STM32L152xC device features and peripheral counts

Peripheral		STM32L15xCC	STM32L15xUC STM32L15xRC	STM32L15xVC			
Flash (Kbytes)		256					
Data EEPROM (Kb	ytes)		8				
RAM (Kbytes)		32					
	32 bit	1					
Timers	General- purpose	6					
	Basic		2				
	SPI		8(3) <sup>(1)</sup>				
	l <sup>2</sup> S		2				
Communica tion interfaces	I <sup>2</sup> C	2					
	USART	3					
	USB	1					
GPIOs		37	51	83			
Operation amplifiers		2					
12-bit synchronized ADC Number of channels		1 14	1 21	1 25			
12-bit DAC Number of channels			2 2				
LCD (2) COM x SEG		1 4x18	1 4x32 or 8x28	1 4x44 or 8x40			
Comparators			2				
Capacitive sensing channels		16 23					
Max. CPU frequency		32 MHz					
Operating voltage		1.8 V to 3.6 V (down to 1.65 V at power-down) with BOR option 1.65 V to 3.6 V without BOR option					
Operating temperatures		Ambient operating temperature: -40 °C to 85 °C / -40 °C to 105 °C Junction temperature: -40 to + 110 °C					
Packages		LQFP48, UFQFPN48	LQFP64, WLCSP63	LQFP100, UFBGA100			

<sup>1. 5</sup> SPIs are USART configured in synchronous mode emulating SPI master.

<sup>2.</sup> STM32L152xx devices only.



## 2.2 Ultra-low-power device continuum

The ultra-low-power family offers a large choice of cores and features. From proprietary 8-bit to up to Cortex-M3, including the Cortex-M0+, the STM32Lx series are the best choice to answer the user needs, in terms of ultra-low-power features. The STM32 ultra-low-power series are the best fit, for instance, for gas/water meter, keyboard/mouse or fitness and healthcare, wearable applications. Several built-in features like LCD drivers, dual-bank memory, Low-power run mode, op-amp, AES 128-bit, DAC, USB crystal-less and many others will clearly allow to build very cost-optimized applications by reducing BOM.

Note:

STMicroelectronics as a reliable and long-term manufacturer ensures as much as possible the pin-to-pin compatibility between any STM8Lxxxxx and STM32Lxxxxx devices and between any of the STM32Lx and STM32Fx series. Thanks to this unprecedented scalability, the old applications can be upgraded to respond to the latest market features and efficiency demand.

#### 2.2.1 Performance

All the families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultra-low-power performance to range from 5 up to 33.3 DMIPs.

## 2.2.2 Shared peripherals

STM8L15xxx, STM32L15xxx and STM32L162xx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC and comparators
- Digital peripherals: RTC and some communication interfaces

#### 2.2.3 Common system strategy.

To offer flexibility and optimize performance, the STM8L15xxx, STM32L15xxx and STM32L162xx family uses a common architecture:

- Same power supply range from 1.65 V to 3.6 V
- Architecture optimized to reach ultra-low consumption both in low-power modes and Run mode
- Fast startup strategy from low-power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector

#### 2.2.4 Features

ST ultra-low-power continuum also lies in feature compatibility:

- More than 15 packages with pin count from 20 to 144 pins and size down to 3 x 3 mm
- Memory density ranging from 2 to 512 Kbytes

57

## 3 Functional overview




Figure 1. Ultra-low-power STM32L151xC and STM32L152xC block diagram

5//

DocID022799 Rev 13

## 3.1 Low-power modes

The ultra-low-power STM32L151xC and STM32L152xC devices support dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply.

There are three power consumption ranges:

- Range 1 (V<sub>DD</sub> range limited to 1.71 V 3.6 V), with the CPU running at up to 32 MHz
- Range 2 (full V<sub>DD</sub> range), with a maximum CPU frequency of 16 MHz
- Range 3 (full V<sub>DD</sub> range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source)

Seven low-power modes are provided to achieve the best compromise between low-power consumption, short startup time and available wakeup sources:

#### Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Sleep mode power consumption at 16 MHz is about 1 mA with all peripherals off.

#### Low-power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the MSI range 0 or MSI range 1 clock range (maximum 131 kHz), execution from SRAM or Flash memory, and internal regulator in low-power mode to minimize the regulator's operating current. In low-power run mode, the clock frequency and the number of enabled peripherals are both limited.

#### Low-power sleep mode

This mode is achieved by entering Sleep mode with the internal voltage regulator in Low-power mode to minimize the regulator's operating current. In Low-power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on.

#### Stop mode with RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents and real time clock. All clocks in the  $V_{CORE}$  domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The LSE or LSI is still running. The voltage regulator is in the low-power mode.

The device can be woken up from Stop mode by any of the EXTI line, in 8 µs. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on), it can be the RTC alarm(s), the USB wakeup, the RTC tamper events, the RTC timestamp event or the RTC wakeup.

577

#### Stop mode without RTC

Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks are stopped, the PLL, MSI RC, HSI and LSI RC, LSE and HSE crystal oscillators are disabled. The voltage regulator is in the low-power mode. The device can be woken up from Stop mode by any of the EXTI line, in 8  $\mu$ s. The EXTI line source can be one of the 16 external lines. It can be the PVD output, the Comparator 1 event or Comparator 2 event (if internal reference voltage is on). It can also be wakened by the USB wakeup.

#### Standby mode with RTC

Standby mode is used to achieve the lowest power consumption and real time clock. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. The LSE or LSI is still running. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC\_CSR).

The device exits Standby mode in 60 µs when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event occurs.

#### Standby mode without RTC

Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire  $V_{CORE}$  domain is powered off. The PLL, MSI RC, HSI and LSI RC, HSE and LSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits Standby mode in 60  $\mu$ s when an external reset (NRST pin) or a rising edge on one of the three WKUP pin occurs.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped automatically by entering Stop or Standby mode.

Table 3. Functionalities depending on the operating power supply range

	Functionalities depending on the operating power supply range <sup>(1)</sup>		
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range
V <sub>DD</sub> = V <sub>DDA</sub> = 1.65 to 1.71 V	Not functional	Not functional	Range 2 or Range 3
V <sub>DD</sub> =V <sub>DDA</sub> = 1.71 to 1.8 V <sup>(2)</sup>	Not functional	Not functional	Range 1, Range 2 or Range 3
$V_{DD} = V_{DDA} = 1.8 \text{ to } 2.0 \text{ V}^{(2)}$	Conversion time up to 500 Ksps	Not functional	Range 1, Range 2 or Range 3



Table 3. Functionalities depending on the operating power supply range (continued)

	Functionalities of	depending on the range <sup>(1)</sup>	operating power supply
Operating power supply range	DAC and ADC operation	USB	Dynamic voltage scaling range
V <sub>DD</sub> =V <sub>DDA</sub> = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional <sup>(3)</sup>	Range 1, Range 2 or Range 3
V <sub>DD</sub> =V <sub>DDA</sub> = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional <sup>(3)</sup>	Range 1, Range 2 or Range 3

The GPIO speed also depends from VDD voltage and the user has to refer to Table 45: I/O AC characteristics for more information about I/O speed.

Table 4. CPU frequency range depending on dynamic voltage scaling

CPU frequency range	Dynamic voltage scaling range
16 MHz to 32 MHz (1ws) 32 kHz to 16 MHz (0ws)	Range 1
8 MHz to 16 MHz (1ws) 32 kHz to 8 MHz (0ws)	Range 2
2.1MHz to 4.2 MHz (1ws) 32 kHz to 2.1 MHz (0ws)	Range 3

CPU frequency changes from initial to final must respect "F<sub>CPU</sub> initial < 4\*F<sub>CPU</sub> final" to limit V<sub>CORE</sub> drop due to current consumption peak when frequency increases. It must also respect 5 μs delay between two changes. For example to switch from 4.2 MHz to 32 MHz, the user can switch from 4.2 MHz to 16 MHz, wait 5 μs, then switch from 16 MHz to 32 MHz.

<sup>3.</sup> Should be USB compliant from I/O voltage standpoint, the minimum  $V_{DD}$  is 3.0 V.

Table 5. Functionalities depending on the working mode (from Run/active down to standby)

	Run/Active	Sleep	Low- power Run	Low-	Stop		Standby	
lps				power Sleep		Wakeup capability		Wakeup capability
CPU	Υ		Y					
Flash	Y	Y	Υ	Y				
RAM	Y	Y	Y	Y	Υ			
Backup Registers	Y	Y	Y	Y	Υ		Υ	
EEPROM	Y	Y	Υ	Y	Υ			
Brown-out rest (BOR)	Y	Y	Y	Y	Υ	Y	Y	
DMA	Υ	Υ	Y	Y				
Programmable Voltage Detector (PVD)	Y	Y	Y	Y	Υ	Y	Υ	
Power On Reset (POR)	Υ	Y	Y	Υ	Υ	Υ	Υ	
Power Down Rest (PDR)	Y	Y	Y	Υ	Υ		Y	
High Speed Internal (HSI)	Y	Y						
High Speed External (HSE)	Y	Y						
Low Speed Internal (LSI)	Y	Y	Y	Y	Υ		Y	
Low Speed External (LSE)	Y	Y	Y	Y	Υ		Υ	
Multi-Speed Internal (MSI)	Y	Y	Y	Y				
Inter-Connect Controller	Y	Y	Y	Y				
RTC	Y	Y	Y	Y	Υ	Y	Υ	
RTC Tamper	Y	Υ	Υ	Y	Υ	Y	Υ	Y
Auto WakeUp (AWU)	Y	Y	Y	Υ	Υ	Y	Y	Y
LCD	Υ	Y	Y	Y	Υ		-	
USB	Υ	Y				Y		
USART	Υ	Y	Y	Y	Υ	(1)		
SPI	Υ	Y	Y	Y			-	
I2C	Υ	Y				(1)	-	



Table 5. Functionalities depending on the working mode (from Run/active down to standby) (continued)

lps	Run/Active	Sleep	Low- power Run	Low- power Sleep	Stop		Standby	
						Wakeup capability		Wakeup capability
ADC	Υ	Υ						
DAC	Y	Y	Y	Y	Υ			
Tempsensor	Y	Y	Y	Y	Υ			
OP amp	Y	Υ	Υ	Y	Υ			
Comparators	Y	Υ	Y	Y	Υ	Y		
16-bit and 32-bit Timers	Y	Y	Y	Y				
IWDG	Y	Υ	Y	Y	Υ	Y	Υ	Y
WWDG	Y	Y	Y	Y				
Touch sensing	Y	Υ						
Systic Timer	Y	Υ	Y	Y				
GPIOs	Y	Υ	Υ	Y	Υ	Υ		3 pins
Wakeup time to Run mode	0 μs	0.4 µs	3 µs	46 µs	< 8 µs		58 µs	
Consumption V <sub>DD</sub> =1.8 to 3.6 V (Typ)		Down to 34.5 μΑ/ΜΗz (from Flash)	Down to 8.6 μA	Down to 4.4 µA	0.43 μA (no RTC) V <sub>DD</sub> =1.8V		0.29 μA (no RTC) V <sub>DD</sub> =1.8V	
					1.15 μA (with RTC) V <sub>DD</sub> =1.8V		0.9 μA (with RTC) V <sub>DD</sub> =1.8V	
					0.44 μA (no RTC) V <sub>DD</sub> =3.0V		0.29 μA (no RTC) V <sub>DD</sub> =3.0V	
					1.4 µA (with RTC) V <sub>DD</sub> =3.0V		(v	1.15 µA vith RTC) <sub>DD</sub> =3.0V

The startup on communication line wakes the CPU which was made possible by an EXTI, this induces a delay before
entering run mode.

## 3.2 ARM® Cortex®-M3 core with MPU

The ARM® Cortex®-M3 processor is the industry leading processor for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM® Cortex®-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.



The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L151xC and STM32L152xC devices are compatible with all ARM tools and software.

#### **Nested vectored interrupt controller (NVIC)**

The ultra-low-power STM32L151xC and STM32L152xC devices embed a nested vectored interrupt controller able to handle up to 53 maskable interrupt channels (not including the 16 interrupt lines of ARM® Cortex®-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

## 3.3 Reset and supply management

## 3.3.1 Power supply schemes

- $V_{DD}$  = 1.65 to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through  $V_{DD}$  pins.
- $V_{SSA}$ ,  $V_{DDA}$  = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to  $V_{DDA}$  is 1.8 V when the ADC is used).  $V_{DDA}$  and  $V_{SSA}$  must be connected to  $V_{DD}$  and  $V_{SS}$ , respectively.

## 3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

The device exists in two versions:

- The version with BOR activated at power-on operates between 1.8 V and 3.6 V.
- The other version without BOR operates between 1.65 V and 3.6 V.

After the  $V_{DD}$  threshold is reached (1.65 V or 1.8 V depending on the BOR which is active or not at power-on), the option byte loading process starts, either to confirm or modify default thresholds, or to disable the BOR permanently: in this case, the  $V_{DD}$  min value becomes 1.65 V (whatever the version, BOR active or not, at power-on).

When BOR is active at power-on, it ensures proper operation starting from 1.8 V whatever the power ramp-up phase before it reaches 1.8 V. When BOR is not active at power-up, the power ramp-up should guarantee that 1.65 V is reached on  $V_{DD}$  at least 1 ms after it exits the POR area.



DocID022799 Rev 13

Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage ( $V_{REFINT}$ ) in Stop mode. The device remains in reset mode when  $V_{DD}$  is below a specified threshold,  $V_{POR/PDR}$  or  $V_{BOR}$ , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms when BOR is active at power-up, the start-up time at power-on can be decreased down to 1 ms typically for devices with BOR inactive at power-up.

The device features an embedded programmable voltage detector (PVD) that monitors the  $V_{DD}/V_{DDA}$  power supply and compares it to the  $V_{PVD}$  threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when  $V_{DD}/V_{DDA}$  drops below the  $V_{PVD}$  threshold and/or when  $V_{DD}/V_{DDA}$  is higher than the  $V_{PVD}$  threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

## 3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low-power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode. The regulator output is high impedance, the kernel circuitry is powered down, inducing zero consumption but the contents of the registers and RAM are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC CSR).

#### 3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System memory
- Boot from embedded RAM

The boot loader is located in System memory. It is used to reprogram the Flash memory by using USART1, USART2 or USB. See Application note "STM32 microcontroller system memory boot mode" (AN2606) for details.

## 3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low-power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: three different clock sources can be used to drive the master clock SYSCLK:
  - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
  - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
  - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (65 kHz, 131 kHz, 262 kHz, 524 kHz, 1.05 MHz, 2.1 MHz, 4.2 MHz).
     When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the LCD controller and the real-time clock:
  - 32.768 kHz low-speed external crystal (LSE)
  - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
     The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- **USB clock source:** the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- **Startup clock:** after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, each APB (APB1 and APB2) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.

I Standby supplied voltage domain enable Watchdog Watchdog LSI tempo LSI RC LSE OSC LSE tempo Radio Sleep Timer Radio Sleep Timer enable 1 MHz LCD enable -@V33 ADC enable MSI RC ck\_lsi level shifters @V<sub>DDCORE</sub> / 1,2,4,8,16 / 2,4,8,16 @V33 not deepsleep -HSI RC level shifters @V<sub>DDCORE</sub> deepsleep not (sleep or deepsleep) @V33 HSE OSC ck\_msi ck\_hsi AHB level shifters prescaler / 1,2,..512 @V<sub>DDCORE</sub> @V33 ck\_pl APB1 prescaler / 1,2,4,8,16 APB2 prescaler / 1,2,4,8,16 ck\_pllin X 3,4,6,8,12 16,24,32,48 @V33 ↓ 1 MHz clock / 2, 3, 4 detector Clock @V<sub>DDCORE</sub> HSE present or not control CK\_USB48 ◀ ck\_usb = Vco / 2 (Vco must be atz96 MH timer9en and (not deepsleep) CK\_TIMTGO ◀ if (APB1 presc = 1)x1 else x2 hapb2 periphen and (not deepsleep) MS18583V1

Figure 2. Clock tree



## 3.5 Low-power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the sub-second, second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made automatically. The RTC provides two programmable alarms and programmable periodic interrupts with wakeup from Stop and Standby modes.

The programmable wakeup time ranges from 120 µs to 36 hours.

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

The RTC can also be automatically corrected with a 50/60Hz stable powerline.

The RTC calendar can be updated on the fly down to sub second precision, which enables network system synchronization.

A time stamp can record an external event occurrence, and generates an interrupt.

There are thirty-two 32-bit backup registers provided to store 128 bytes of user application data. They are cleared in case of tamper detection.

Three pins can be used to detect tamper events. A change on one of these pins can reset backup register and generate an interrupt. To prevent false tamper event, like ESD event, these three tamper inputs can be digitally filtered.

## 3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high current capable. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

#### External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 24 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines. The 8 other lines are connected to RTC, PVD, USB, comparator events or capacitive sensing acquisition.



#### 3.7 Memories

The STM32L151xC and STM32L152xC devices have the following features:

- 32 Kbytes of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
  - 256 Kbytes of embedded Flash program memory
  - 8 Kbytes of data EEPROM
  - Options bytes

The options bytes are used to write-protect or read-out protect the memory (with 4 Kbytes granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (ARM Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

The user area of the Flash memory can be protected against Dbus read access by PCROP feature (see RM0038 for details).

## 3.8 DMA (direct memory access)

The flexible 12-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I<sup>2</sup>C, USART, general-purpose timers, DAC and ADC.

577

## 3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V<sub>DD</sub>. This converter can be deactivated, in which case the V<sub>LCD</sub> pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode
- V<sub>I CD</sub> rail decoupling capability

Bias Pin 1/2 1/3 1/4  $1/2 V_{LCD}$  $1/2 V_{LCD}$ PB2  $2/3 V_{LCD}$ V<sub>LCDRAIL1</sub> PB12 PE11 V<sub>LCDRAIL2</sub> N/A  $1/4 V_{LCD}$ 1/3 V<sub>LCD</sub> PB0 N/A  $3/4 V_{LCD}$ PE12 N/A V<sub>LCDRAIL3</sub>

Table 6. V<sub>LCD</sub> rail decoupling

## 3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L151xC and STM32L152xC devices with up to 25 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs with up to 24 external channels in a group.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all scanned channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start triggers, to allow the application to synchronize A/D conversions and timers. An injection mode allows high priority conversions to be done by interrupting a scan mode which runs in as a background task.

The ADC includes a specific low-power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.



#### 3.10.1 Temperature sensor

The temperature sensor (TS) generates a voltage  $V_{\text{SENSE}}$  that varies linearly with temperature.

The temperature sensor is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode. See *Table 61: Temperature sensor calibration values*.

## 3.10.2 Internal voltage reference (V<sub>REFINT</sub>)

The internal voltage reference ( $V_{REFINT}$ ) provides a stable (bandgap) voltage output for the ADC and Comparators.  $V_{REFINT}$  is internally connected to the ADC\_IN17 input channel. It enables accurate monitoring of the  $V_{DD}$  value (when no external voltage, VREF+, is available for ADC). The precise voltage of  $V_{REFINT}$  is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode. See *Table 16: Embedded internal reference voltage calibration values*.

## 3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- Two DAC converters: one for each output channel
- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channels, independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- External triggers for conversion
- Input reference voltage V<sub>REF+</sub>

Eight DAC trigger inputs are used in the STM32L151xC and STM32L152xC devices. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

## 3.12 Operational amplifier

The STM32L151xC and STM32L152xC devices embed two operational amplifiers with external or internal follower routing capability (or even amplifier and filter capability with external components). When one operational amplifier is selected, one external ADC channel is used to enable output measurement.

The operational amplifiers feature:

- Low input bias current
- Low offset voltage
- Low-power mode
- Rail-to-rail input

## 3.13 Ultra-low-power comparators and reference voltage

The STM32L151xC and STM32L152xC devices embed two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- One comparator with fixed threshold
- One comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
  - DAC output
  - External I/O
  - Internal reference voltage (V<sub>RFFINT</sub>) or a sub-multiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low-power / low-current output buffer (driving current capability of 1 µA typical).

## 3.14 System configuration controller and routing interface

The system configuration controller provides the capability to remap some alternate functions on different I/O ports.

The highly flexible routing interface allows the application firmware to control the routing of different I/Os to the TIM2, TIM3 and TIM4 timer input captures. It also controls the routing of internal analog signals to ADC1, COMP1 and COMP2 and the internal reference voltage  $V_{RFFINT}$ .

## 3.15 Touch sensing

The STM32L151xC and STM32L152xC devices provide a simple solution for adding capacitive sensing functionality to any application. These devices offer up to 23 capacitive sensing channels distributed over 10 analog I/O groups. Both software and timer capacitive sensing acquisition modes are supported.

Capacitive sensing technology is able to detect the presence of a finger near a sensor which is protected from direct touch by a dielectric (glass, plastic...). The capacitive variation

5

DocID022799 Rev 13

introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle. It consists of charging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage across this capacitor has reached a specific threshold. The capacitive sensing acquisition only requires few external components to operate. This acquisition is managed directly by the GPIOs, timers and analog I/O groups (see Section 3.14: System configuration controller and routing interface).

Reliable touch sensing functionality can be quickly and easily implemented using the free STM32L1xx STMTouch touch sensing firmware library.

## 3.16 Timers and watchdogs

The ultra-low-power STM32L151xC and STM32L152xC devices include seven general-purpose timers, two basic timers, and two watchdog timers.

Table 7 compares the features of the general-purpose and basic timers.

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs	
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No	
TIM5	32-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No	
TIM9	16-bit	Up, down, up/down	Any integer between 1 and 65536	No	2	No	
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No	
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No	

Table 7. Timer feature comparison

## 3.16.1 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM9, TIM10 and TIM11)

There are seven synchronizable general-purpose timers embedded in the STM32L151xC and STM32L152xC devices (see *Table 7* for differences).

#### TIM2, TIM3, TIM4, TIM5

TIM2, TIM3, TIM4 are based on 16-bit auto-reload up/down counter. TIM5 is based on a 32-bit auto-reload up/down counter. They include a 16-bit prescaler. They feature four independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 16 input captures/output compares/PWMs on the largest packages.

TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4, TIM5 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

#### TIM10, TIM11 and TIM9

TIM10 and TIM11 are based on a 16-bit auto-reload upcounter. TIM9 is based on a 16-bit auto-reload up/down counter. They include a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4, TIM5 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

#### 3.16.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

#### 3.16.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

## 3.16.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

#### 3.16.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

#### 3.17 Communication interfaces

#### 3.17.1 I<sup>2</sup>C bus

Up to two I<sup>2</sup>C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.



DocID022799 Rev 13

#### 3.17.2 Universal synchronous/asynchronous receiver transmitter (USART)

The three USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They support IrDA SIR ENDEC and have LIN Master/Slave capability. The three USARTs provide hardware management of the CTS and RTS signals and are ISO 7816 compliant.

All USART interfaces can be served by the DMA controller.

#### 3.17.3 Serial peripheral interface (SPI)

Up to three SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

The SPIs can be served by the DMA controller.

## 3.17.4 Inter-integrated sound (I<sup>2</sup>S)

Two standard I2S interfaces (multiplexed with SPI2 and SPI3) are available. They can operate in master or slave mode, and can be configured to operate with a 16-/32-bit resolution as input or output channels. Audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I2S interfaces is/are configured in master mode, the master clock can be output to the external DAC/CODEC at 256 times the sampling frequency.

The I2Ss can be served by the DMA controller.

## 3.17.5 Universal serial bus (USB)

The STM32L151xC and STM32L152xC devices embed a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

## 3.18 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

577

## 3.19 Development support

### 3.19.1 Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG JTMS and JTCK pins are shared with SWDAT and SWCLK, respectively, and a specific sequence on the JTMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

#### 3.19.2 Embedded Trace Macrocell™

The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L151xC and STM32L152xC device through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.



## 4 Pin descriptions

10 (BOO†0 (PD7) (PD5) (PB4) (PA12) (PE3) (PE1) (PB8) (PB3) Α (PB9) (PB7) (PB6) (PD3) (PD1) (PD6) PC12 (PC10) (PA11) (PD4) В (PEO) VDD\_B (PD2) (PD0) С PC11) (PA10) (PB5) D (PA9) (PA8) (PC9) PC15) VLCD OSC32\_OUT-/ (PC7) (PC6) Е (PC8) PHO N (VSS)5 vss\_) F PH1 OSC OUT VDD 5 (VDD)12 (\DD\_)1 G (PCO) PD14) (NRS) (PD13) VDD\_4 Н (PD11) (PD10) (PC1) vssa) (PA2) (PA5) (PC3) (PB14) (PB13) VREF (PC4) PB15) K (PA0) WKUP1 (PA6) (PB2) VRE#+ (PC5) (PE8) (PB12) (PA3) PB10) (PB11) L NDDA (PA4) (PA7) (PB0) (PB1) (PE11) PE14 PE19 (PA1) (PE7) (PE9)

Figure 3. STM32L15xVC UFBGA100 ballout

<sup>1.</sup> This figure shows the package top view.




Figure 4. STM32L15xVC LQFP100 pinout

1. This figure shows the package top view.






Figure 5. STM32L15xRC LQFP64 pinout

1. This figure shows the package top view.

Figure 6. STM32L15xUC WLCSP63 ballout 1 2 3 4 5 6 7 (PC11) (PD2) (PB5) (600<del>)</del>0 (vss)3 (vss<u>)</u>2 Α (PB8) В (PB6) С (PB3 (PB7 (PB9 D (PB4) Ε (PC9) (PA8 (PC0 (PA0) F (PB15) (PB14) (PHO PC4 G (PB2) (PA6) (PA1) (PC3) Н (PB1) (PA5) (PB0) (PC5) (PA7 (PA4 (PA3 J

1. This figure shows the package top view.

MS31071V1




Figure 7. STM32L15xCC UFQFPN48 pinout

1. This figure shows the package top view.

577




Figure 8. STM32L15xCC LQFP48 pinout

1. This figure shows the package top view.



Table 8. Legend/abbreviations used in the pinout table

Na	me	Abbreviation	Definition
Pin r	name		e specified in brackets below the pin name, the pin function reset is the same as the actual pin name
		S	Supply pin
Pin	type	I	Input only pin
		I/O	Input / output pin
		FT	5 V tolerant I/O
I/O etr	ucture	TC	Standard 3.3 V I/O
1/0 511	ucture	В	Dedicated BOOT0 pin
		RST	Bidirectional reset pin with embedded weak pull-up resistor
No	tes	Unless otherwis and after reset	e specified by a note, all I/Os are set as floating inputs during
	Alternate functions	Functions select	ted through GPIOx_AFR registers
Pin functions	Additional functions	Functions direct	ly selected/enabled through peripheral registers

Table 9. STM32L151xC and STM32L152xC pin definitions

	Р	ins							Pin fund	ctions
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
B2	1	i	ı	1	PE2	I/O	FT	PE2	TIM3_ETR/LCD_SEG38 /TRACECLK	-
A1	2	ı	-	1	PE3	I/O	FT	PE3	TIM3_CH1/LCD_SEG39 /TRACED0	-
B1	3	-	-	-	PE4	I/O	FT	PE4	TIM3_CH2/TRACED1	-
C2	4	-	-	-	PE5	I/O	FT	PE5	TIM9_CH1/TRACED2	-
D2	5	1	-	1	PE6- WKUP3	I/O	FT	PE6	TIM9_CH2/ TRACED3	WKUP3/ RTC_TAMP3
E2	6	1	C7	1	V <sub>LCD</sub> <sup>(3)</sup>	S	-	V <sub>LCD</sub>	-	-



Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

	F	Pins							Pin fund	ctions
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
C1	7	2	D5	2	PC13- WKUP2	I/O	FT	PC13	-	WKUP2/ RTC_TAMP1/ RTC_TS/RTC_OUT
D1	8	3	D7	3	PC14- OSC32_IN <sup>(4)</sup>	I/O	TC	PC14	-	OSC32_IN
E1	9	4	D6	4	PC15- OSC32_OUT	I/O	TC	PC15	-	OSC32_OUT
F2	10	-	-	-	V <sub>SS_5</sub>	S	-	V <sub>SS_5</sub>	-	-
G2	11	-	-	-	V <sub>DD_5</sub>	S	-	V <sub>DD_5</sub>	-	-
F1	12	5	F6	5	PH0- OSC_IN <sup>(5)</sup>	I/O	TC	PH0	-	OSC_IN
G1	13	6	F7	6	PH1- OSC_OUT <sup>(5)</sup>	I/O	тс	PH1	-	OSC_OUT
H2	14	7	E7	7	NRST	I/O	RST	NRST	-	-
H1	15	8	E6	-	PC0	I/O	FT	PC0	LCD_SEG18	ADC_IN10/ COMP1_INP
J2	16	9	E5	-	PC1	I/O	FT	PC1	LCD_SEG19	ADC_IN11/ COMP1_INP
J3	17	10	G7	-	PC2	I/O	FT	PC2	LCD_SEG20	ADC_IN12/ COMP1_INP
K2	18	11	G6	-	PC3	I/O	TC	PC3	LCD_SEG21	ADC_IN13/ COMP1_INP
J1	19	12	F5	8	$V_{SSA}$	S	-	V <sub>SSA</sub>	-	-
K1	20	-	_	-	V <sub>REF-</sub>	S	-	V <sub>REF-</sub>	-	-
L1	21	-	-	-	V <sub>REF+</sub>	S	-	V <sub>REF+</sub>	·-	-
M1	22	13	H7	9	$V_{DDA}$	S	-	$V_{DDA}$	-	-
L2	23	14	E4	10	PA0-WKUP1	I/O	FT	PA0	TIM2_CH1_ETR/ TIM5_CH1/ USART2_CTS	WKUP1/ RTC_TAMP2/ ADC_IN0/ COMP1_INP



Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

	F	ins							Pin fund	ctions
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
M2	24	15	G5	11	PA1	I/O	FT	PA1	TIM2_CH2/TIM5_CH2/ USART2_RTS/ LCD_SEG0	ADC_IN1/ COMP1_INP/ OPAMP1_VINP
K3	25	16	H6	12	PA2	I/O	FT	PA2	TIM2_CH3/TIM5_CH3/ TIM9_CH1/USART2_TX /LCD_SEG1	ADC_IN2/ COMP1_INP/ OPAMP1_VINM
L3	26	17	J7	13	PA3	I/O	TC	PA3	TIM2_CH4/TIM5_CH4/ TIM9_CH2/USART2_RX /LCD_SEG2	ADC_IN3/ COMP1_INP/ OPAMP1_VOUT
E3	27	18	-	-	V <sub>SS_4</sub>	S	-	V <sub>SS_4</sub>	-	-
НЗ	28	19	-	-	V <sub>DD_4</sub>	S	-	V <sub>DD_4</sub>	-	-
М3	29	20	J6	14	PA4	I/O	TC	PA4	SPI1_NSS/SPI3_NSS/ I2S3_WS/ USART2_CK	ADC_IN4/ DAC_OUT1/ COMP1_INP
K4	30	21	H4	15	PA5	I/O	TC	PA5	TIM2_CH1_ETR/ SPI1_SCK	ADC_IN5/ DAC_OUT2/ COMP1_INP
L4	31	22	G4	16	PA6	I/O	FT	PA6	TIM3_CH1/TIM10_CH1/ SPI1_MISO/LCD_SEG3	ADC_IN6/ COMP1_INP/ OPAMP2_VINP
M4	32	23	J5	17	PA7	I/O	FT	PA7	TIM3_CH2/TIM11_CH1/ SPI1_MOSI/LCD_SEG4	ADC_IN7/ COMP1_INP/ OPAMP2_VINM
K5	33	24	F4	-	PC4	I/O	FT	PC4	LCD_SEG22	ADC_IN14/ COMP1_INP
L5	34	25	J4	-	PC5	I/O	FT	PC5	LCD_SEG23	ADC_IN15/ COMP1_INP
M5	35	26	J3	18	PB0	I/O	тс	PB0	TIM3_CH3/LCD_SEG5	ADC_IN8/ COMP1_INP/ OPAMP2_VOUT/ VLCDRAIL3/ VREF_OUT



Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

	P	Pins							Pin fund	ctions
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
M6	36	27	НЗ	19	PB1	I/O	FT	PB1	TIM3_CH4/LCD_SEG6	ADC_IN9/ COMP1_INP/ VREF_OUT
L6	37	28	G3	20	PB2	I/O	FT	PB2 /BOOT1	BOOT1	VLCDRAIL1/ ADCIN0b
M7	38	-	-	-	PE7	I/O	TC	PE7	-	ADC_IN22/ COMP1_INP
L7	39	-	-	-	PE8	I/O	TC	PE8	-	ADC_IN23/ COMP1_INP
M8	40	-	-	-	PE9	-	TC	PE9	TIM2_CH1_ETR/ TIM5_ETR	ADC_IN24/ COMP1_INP
L8	41	-	-	-	PE10	I/O	TC	PE10	TIM2_CH2	ADC_IN25/ COMP1_INP
М9	42	-	-	-	PE11	I/O	FT	PE11	TIM2_CH3	VLCDRAIL2
L9	43	-	-	-	PE12	I/O	FT	PE12	TIM2_CH4/SPI1_NSS	VLCDRAIL3
M10	44	-	-	-	PE13	I/O	FT	PE13	SPI1_SCK	-
M11	45	-	-	-	PE14	I/O	FT	PE14	SPI1_MISO	-
M12	46	-	-	1	PE15	I/O	FT	PE15	SPI1_MOSI	-
L10	47	29	J2	21	PB10	I/O	FT	PB10	TIM2_CH3/I2C2_SCL/ USART3_TX/ LCD_SEG10	-
L11	48	30	H2	22	PB11	I/O	FT	PB11	TIM2_CH4/I2C2_SDA/ USART3_RX/ LCD_SEG11	-
-	ı	-	H5	-	V <sub>SS</sub>	S	ı	V <sub>SS</sub>	-	-
F12	49	31	J1	23	V <sub>SS_1</sub>	S	ı	V <sub>SS_1</sub>	-	-
G12	50	32	H1	24	$V_{DD_1}$	S	-	V <sub>DD_1</sub>	-	-



Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

	F	Pins							Pin fund	
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
L12	51	33	G2	25	PB12	I/O	FT	PB12	TIM10_CH1 /I2C2_SMBA/ SPI2_NSS/I2S2_WS/ USART3_CK/ LCD_SEG12	ADC_IN18/ COMP1_INP/ VLCDRAIL2
K12	52	34	G1	26	PB13	I/O	FT	PB13	TIM9_CH1/SPI2_SCK/ I2S2_CK/ USART3_CTS/ LCD_SEG13	ADC_IN19/ COMP1_INP
K11	53	35	F3	27	PB14	I/O	FT	PB14	TIM9_CH2/SPI2_MISO/ USART3_RTS/ LCD_SEG14	ADC_IN20/ COMP1_INP
K10	54	36	F2	28	PB15	I/O	FT	PB15	TIM11_CH1/SPI2_MOSI /I2S2_SD/LCD_SEG15	ADC_IN21/ COMP1_INP/ RTC_REFIN
<b>K</b> 9	55	-	-	-	PD8	I/O	FT	PD8	USART3_TX/ LCD_SEG28	-
K8	56	-	-	-	PD9	I/O	FT	PD9	USART3_RX/ LCD_SEG29	-
J12	57	-	-	-	PD10	I/O	FT	PD10	USART3_CK/ LCD_SEG30	-
J11	58	-	-	-	PD11	I/O	FT	PD11	USART3_CTS/ LCD_SEG31	-
J10	59	-	-	-	PD12	I/O	FT	PD12	TIM4_CH1/ USART3_RTS/ LCD_SEG32	-
H12	60	-	-	-	PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33	-
H11	61	-	-	-	PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34	-
H10	62	-	-	-	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35	-
E12	63	37	F1	-	PC6	I/O	FT	PC6	TIM3_CH1/I2S2_MCK/ LCD_SEG24	-



Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

	F	Pins							Pin fund	ctions
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
E11	64	38	E1	1	PC7	I/O	FT	PC7	TIM3_CH2/I2S3_MCK/ LCD_SEG25	-
E10	65	39	D1	-	PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26	-
D12	66	40	E2	-	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27	-
D11	67	41	E3	29	PA8	I/O	FT	PA8	USART1_CK/MCO/ LCD_COM0	-
D10	68	42	C1	30	PA9	I/O	FT	PA9	USART1_TX/ LCD_COM1	-
C12	69	43	D2	31	PA10	I/O	FT	PA10	USART1_RX/ LCD_COM2	-
B12	70	44	B1	32	PA11	I/O	FT	PA11	USART1_CTS/ SPI1_MISO	USB_DM
A12	71	45	D3	33	PA12	I/O	FT	PA12	USART1_RTS/ SPI1_MOSI	USB_DP
A11	72	46	C2	34	PA13	I/O	FT	JTMS- SWDIO	JTMS-SWDIO	-
C11	73	-	-	-	PH2	I/O	FT	PH2	-	-
F11	74	47	A1	35	$V_{SS_2}$	S	-	V <sub>SS_2</sub>	-	-
G11	75	48	B2	36	$V_{DD_2}$	S	-	V <sub>DD_2</sub>	-	-
A10	76	49	С3	37	PA14	I/O	FT	JTCK- SWCLK	JTCK-SWCLK	-
A9	77	50	A2	38	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/ SPI1_NSS/ SPI3_NSS/I2S3_WS/ LCD_SEG17/JTDI	-
B11	78	51	В3	-	PC10	I/O	FT	PC10	SPI3_SCK/I2S3_CK/ USART3_TX/ LCD_SEG28/ LCD_SEG40/ LCD_COM4	-



Table 9. STM32L151xC and STM32L152xC pin definitions (continued)

	P	ins							Pin fund	,
UFBGA100	LQFP100	LQFP64	WLCSP63	LQFP48 or UFQFPN48	Pin name	Pin type <sup>(1)</sup>	I / O Structure	Main function <sup>(2)</sup> (after reset)	Alternate functions	Additional functions
C10	79	52	A3	-	PC11	I/O	FT	PC11	SPI3_MISO/ USART3_RX/ LCD_SEG29/ LCD_SEG41/ LCD_COM5	-
B10	80	53	B4	-	PC12	I/O	FT	PC12	SPI3_MOSI/I2S3_SD/ USART3_CK/ LCD_SEG30/ LCD_SEG42/ LCD_COM6	-
С9	81	1	-	1	PD0	I/O	FT	PD0	TIM9_CH1/SPI2_NSS/ I2S2_WS	-
В9	82	-	-	-	PD1	I/O	FT	PD1	SPI2_SCK/I2S2_CK	-
C8	83	54	A4	-	PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31 /LCD_SEG43/ LCD_COM7	-
В8	84	-	-	-	PD3	I/O	FT	PD3	SPI2_MISO/ USART2_CTS	-
В7	85	-	-	-	PD4	I/O	FT	PD4	SPI2_MOSI/I2S2_SD/ USART2_RTS	-
A6	86	1		-	PD5	I/O	FT	PD5	USART2_TX	-
В6	87	-	-	-	PD6	I/O	FT	PD6	USART2_RX	-
A5	88	-	-	-	PD7	I/O	FT	PD7	TIM9_CH2/USART2_CK	-
A8	89	55	C4	39	PB3	I/O	FT	JTDO	TIM2_CH2/SPI1_SCK/ SPI3_SCK/I2S3_CK/ LCD_SEG7/JTDO	COMP2_INM
A7	90	56	D4	40	PB4	I/O	FT	NJTRST	TIM3_CH1/SPI1_MISO/ SPI3_MISO/LCD_SEG8 /NJTRST	COMP2_INP
C5	91	57	A5	41	PB5	I/O	FT	PB5	TIM3_CH2/I2C1_SMBA/ SPI1_MOSI/SPI3_MOSI /I2S3_SD/LCD_SEG9	COMP2_INP



**Pins** Pin functions LQFP48 or UFQFPN48 / O Structure Pin type<sup>(1)</sup> Main JFBGA100 function<sup>(2)</sup> WLCSP63 LQFP100 LQFP64 Pin name (after **Alternate functions Additional functions** reset) TIM4 CH1/I2C1 SCL/ **B**5 92 58 **B5** 42 PB6 I/O FT PB6 COMP2\_INP USART1\_TX TIM4\_CH2/I2C1\_SDA/ C5 93 PB7 I/O FT PB7 COMP2\_INP/PVD\_IN B4 59 43 USART1\_RX BOOT0 ı В Α4 94 60 A6 44 BOOT0 TIM4\_CH3/TIM10\_CH1/ А3 B6 PB8 I/O FT PB8 95 61 45 I2C1\_SCL/LCD\_SEG16 TIM4 CH4/TIM11 CH1/ B3 96 62 C6 46 PB9 I/O FT PR9 I2C1 SDA/LCD COM3 TIM4\_ETR/TIM10\_CH1/ C3 PE0 I/O FT PF0 97 LCD\_SEG36 TIM11\_CH1/ 98 PE1 I/O FT PE1 A2 LCD SEG37 Α7 S D3 99 63 47  $V_{SS_3}$ V<sub>SS 3</sub> S 100 B7  $V_{DD\_3}$ C4 64 48  $V_{DD_3}$ 

Table 9. STM32L151xC and STM32L152xC pin definitions (continued)



<sup>1.</sup> I = input, O = output, S = supply.

<sup>2.</sup> Function availability depends on the chosen device.

<sup>3.</sup> Applicable to STM32L152xC devices only. In STM32L151xC devices, this pin should be connected to V<sub>DD</sub>.

<sup>4.</sup> The PC14 and PC15 I/Os are only configured as OSC32\_IN/OSC32\_OUT when the LSE oscillator is ON (by setting the LSEON bit in the RCC\_CSR register). The LSE oscillator pins OSC32\_IN/OSC32\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the LSE oscillator is off (after reset, the LSE oscillator is off). The LSE has priority over the GPIO function. For more details, refer to Using the OSC32\_IN/OSC32\_OUT pins as GPIO PC14/PC15 port pins section in the STM32L151xx, STM32L152xx and STM32L162xx reference manual (RM0038).

<sup>5.</sup> The PH0 and PH1 I/Os are only configured as OSC\_IN/OSC\_OUT when the HSE oscillator is ON (by setting the HSEON bit in the RCC\_CR register). The HSE oscillator pins OSC\_IN/OSC\_OUT can be used as general-purpose PH0/PH1 I/Os, respectively, when the HSE oscillator is off ( after reset, the HSE oscillator is off ). The HSE has priority over the GPIO function.

Alternate functions

				able 10. A	igital alter	אונפו וומנים ומווכנוטון וווסעיטעניטען Digital alternate function number	Digital alternate function number	י צ			
Port	AFIO0	AFI01	AFI02	AFI03	AFI04	AFI05	AFI06	AFI07	AFIO11	. AFIO14	AF1015
name					Alte	Alternate function	tion				
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	12C1/2	SP11/2	SPI3	USART1/2/3	ГС	CPRI	SYSTEM
ВООТО	ВООТО	ı	-			1	-		,	1	EVENT OUT
NRST	NRST	1	-			1			,	,	
PA0- WKUP1	ı	TIM2_CH1_ETR	TIM5_CH1	,	ı	-	-	USART2_CTS	ı	TIMx_IC1	EVENT OUT
PA1		TIM2_CH2	TIM5_CH2				-	USART2_RTS	SEG0	TIMx_IC2	EVENT OUT
PA2	,	TIM2_CH3	TIM5_CH3	TIM9_CH1			1	USART2_TX	SEG1	TIMx_IC3	EVENT OUT
PA3	,	TIM2_CH4	TIM5_CH4	TIM9_CH2			-	USART2_RX	SEG2	TIMx_IC4	EVENT OUT
PA4	,	,	-	,	1	SPI1_NSS	SPI3_NSS I2S3_WS	USART2_CK	ı	TIMx_IC1	EVENT OUT
PA5	•	TIM2_CH1_ETR	-	-	1	SPI1_SCK	-	-	1	TIMx_IC2	EVENT OUT
PA6	•	ı	тімз_сн1	TIM10_CH1	1	SPI1_MISO	-	-	SEG3	TIMx_IC3	EVENT OUT
PA7	•	ı	тімз_сн2	TIM11_CH1	1	SPI1_MOSI	-	-	SEG4	TIMx_IC4	EVENT OUT
PA8	MCO	-	-	-	-	-	-	USART1_CK	COMO	TIMx_IC1	EVENT OUT
PA9	-	-	-	-	-	-	-	USART1_TX	COM1	TIMx_IC2	EVENT OUT
PA10	-	-	-	-	-	-	-	USART1_RX	COM2	TIMx_IC3	EVENT OUT
PA11	-	-	-	-	-	SPI1_MISO	-	USART1_CTS	-	TIMx_IC4	EVENT OUT
PA12	-	-	-	-	-	SPI1_MOSI	-	USART1_RTS	-	TIMx_IC1	EVENT OUT
PA13	JTMS-SWDIO	-	-	-	-	-	-	-	-	TIMx_IC2	EVENT OUT
PA14	JTCK-SWCLK	1	-	,	1	-	1	1	•	TIMx_IC3	<b>EVEN TOUT</b>
PA15	JTDI	TIM2_CH1_ETR	-	-		SPI1_NSS	SPI3_NSS I2S3_WS		SEG17	TIMx_IC4	EVEN TOUT

Table 10. Alternate function input/output (continued)

					Digital alternate function number	nate functi	edmiin noi	Ļ			
Port	AFI00	AFI01	AFI02	AFI03	AFI04	AFI05	AFI06	AFI07	. AFI011	. AFI014	AF1015
name					Alte	Alternate function	tion				
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	I2C1/2	SPI1/2	SPI3	USART1/2/3	ГСР	CPRI	SYSTEM
PB0	,	,	TIM3_CH3		1	,	,	,	SEG5		<b>EVEN TOUT</b>
PB1	-	-	TIM3_CH4		,	-		-	SEG6	-	EVENT OUT
PB2	BOOT1	1	ı	-		-	-	1	-	-	EVENT OUT
PB3	JTDO	TIM2_CH2	1	•	-	SPI1_SCK	SPI3_SCK I2S3_CK	-	SEG7	-	EVENT OUT
PB4	NJTRST	-	TIM3_CH1	-	-	SPI1_MISO	SPI3_MISO	-	SEG8	-	EVENT OUT
PB5	1	,	тімз_сн2	-	I2C1_SMBA	SPI1_MOSI	SPI3_MOSI	-	SEG9	-	EVENT OUT
PB6	-		TIM4_CH1	•	I2C1_SCL	-	-	USART1_TX	-	-	EVENT OUT
PB7	-	-	TIM4_CH2		I2C1_SDA	•		USART1_RX	,	-	EVENT OUT
PB8	-	-	TIM4_CH3	TIM10_CH1	I2C1_SCL	-	-		SEG16	-	EVENT OUT
PB9	-	-	TIM4_CH4	TIM11_CH1	I2C1_SDA	-	-	_	COM3	-	EVENT OUT
PB10	-	TIM2_CH3	1	-	I2C2_SCL	1		USART3_TX	SEG10	1	EVENT OUT
PB11	-	TIM2_CH4	1	-	I2C2_SDA	-	-	USART3_RX	SEG11	-	EVENT OUT
PB12	1	•	1	TIM10_CH1	I2C2_SMBA	SPI2_NSS I2S2_WS	-	USART3_CK	SEG12	-	EVENT OUT
PB13	•	•	1	TIM9_CH1	-	SPI2_SCK I2S2_CK		USART3_CTS	SEG13	-	EVENT OUT
PB14	-	-	1	TIM9_CH2	-	SPI2_MISO	-	USART3_RTS	SEG14	-	EVENT OUT
PB15	1	•	1	TIM11_CH1	-	SPI2_MOSI I2S2_SD		-	SEG15	-	EVENT OUT
PC0	-	-	1	•	,	-	-	-	SEG18	TIMx_IC1	EVENT OUT
PC1		-	-			-	-	-	SEG19	TIMx_IC2	EVENT OUT
PC2		-	-			-	-	-	SEG20	TIMx_IC3	EVENT OUT
PC3	•	-	'		,	•	-	•	SEG21	TIMx_IC4	EVENT OUT



Table 10. Alternate function input/output (continued)

					(mana) and day and			(5.50.00)			
			-		Digital alter	nate funct	Digital alternate function number	_	-	-	
Port	AFIO0	AFI01	AFI02	AFI03	AFI04	AFI05	AFI06	AFI07	. AFIO11 .	AFI014	AF1015
name					Alte	Alternate function	tion				
	SYSTEM	ZWIL	TIM3/4/5	TIM9/ 10/11	I2C1/2	SP11/2	SPI3	USART1/2/3	ГСБ	CPRI	SYSTEM
PC4	-	-	-	-		-	-	-	SEG22	TIMx_IC1	EVENT OUT
PC5	-		1			1	1		SEG23	TIMx_IC2	EVENT OUT
PC6	-	-	TIM3_CH1	1		I2S2_MCK	1	1	SEG24	TIMx_IC3	EVENT OUT
PC7	-		TIM3_CH2			1	I2S3_MCK		SEG25	TIMx_IC4	EVENT OUT
PC8	-	1	TIM3_CH3			1	1	ı	SEG26	TIMx_IC1	EVENT OUT
PC9	-	-	TIM3_CH4	-	-	-	1	-	SEG27	TIMx_IC2	EVENT OUT
PC10	-	-	1	ı	1	1	SP13_SCK 12S3_CK	USART3_TX	COM4/ SEG28/ SEG40	TIMx_IC3	EVENT OUT
PC11	1		1	1	1	1	SPI3_MISO	USART3_RX	COM5/ SEG29 /SEG41	TIMx_IC4	EVENT OUT
PC12	-	-	1	-	•	-	SPI3_MOSI I2S3_SD	USART3_CK	COM6/ SEG30/ SEG42	TIMx_IC1	EVENT OUT
PC13- WKUP2	-		1	-		-	1	•	1	TIMx_IC2	EVENT OUT
PC14 OSC32_IN	-	-	-	-	-	-	-	-	-	TIMx_IC3	EVENT OUT
PC15 OSC32_ OUT	-	-		-	•	-	-	-		TIMx_IC4	EVENT OUT
PD0	-	-	-	тім9_сн1	-	SPI2_NSS I2S2_WS	-	-	-	TIMx_IC1	EVENT OUT
PD1	-	-	1	-		SPI2 SCK I2S2_CK	1	-	1	TIMx_IC2	EVENT OUT
PD2			TIM3_ETR	1			1		COM7/ SEG31/ SEG43	TIMx_IC3	EVENT OUT



Table 10. Alternate function input/output (continued)

					)igital alter	Digital alternate function number	on numbe				
ć	AFIO0	AFI01	AFI02	AFI03	AFI04	AFI05	AFI06	AFI07	. AFIO11	AFIO14	AFI015
name					Alte	Alternate function	tion				
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	12C1/2	SP11/2	SPI3	USART1/2/3	ГСР	CPRI	SYSTEM
PD3	,	,	,	1		SPI2_MISO		USART2_CTS		TIMx_IC4	EVENT OUT
PD4	ı	ı	1		,	SPI2_MOSI I2S2_SD		USART2_RTS	1	TIMx_IC1	EVENT OUT
PD5	1	1	1					USART2_TX		TIMx_IC2	EVENT OUT
PD6		1	1		'		,	USART2_RX	,	TIMx_IC3	EVENT OUT
PD7		1	1	TIM9_CH2	'	,	,	USART2_CK	,	TIMx_IC4	EVENT OUT
PD8		1	1	1				USART3_TX	SEG28	TIMx_IC1	EVENT OUT
PD9		1						USART3_RX	SEG29	TIMx_IC2	EVENT OUT
PD10		1	1	1				USART3_CK	SEG30	TIMx_IC3	EVENT OUT
PD11		1	1	1				USART3_CTS	SEG31	TIMx_IC4	EVENT OUT
PD12		1	TIM4_CH1			-		USART3_RTS	SEG32	TIMx_IC1	EVENT OUT
PD13		1	TIM4_CH2	-				1	SEG33	TIMx_IC2	EVENT OUT
PD14		1	TIM4_CH3	-	_			1	SEG34	TIMx_IC3	EVENT OUT
PD15		ı	TIM4_CH4		-			1	SEG35	TIMx_IC4	EVENT OUT
PE0	-	1	TIM4_ETR	TIM10_CH1	-	-	-	-	SEG36	TIMx_IC1	EVENT OUT
PE1	,	ı	1	TIM11_CH1	<u>'</u>	-			SEG37	TIMx_IC2	EVENT OUT
PE2	TRACECK	ı	TIM3_ETR					1	SEG 38	TIMx_IC3	EVENT OUT
PE3	TRACED0	ı	TIM3_CH1	-					SEG 39	TIMx_IC4	EVENT OUT
PE4	TRACED1	ı	TIM3_CH2					1	•	TIMx_IC1	EVENT OUT
PE5	TRACED2	1	1	TIM9_CH1	-	-	-	•		TIMx_IC2	EVENT OUT
PE6- WKUP3	TRACED3	ı	1	TIM9_CH2				ı	1	TIMx_IC3	EVENT OUT
PE7		,	1		-	-	-			TIMx_IC4	EVENT OUT



Table 10. Alternate function input/output (continued)

Downloaded from Arrow.com.

				Digital alternate function number	Digital alter	Digital alternate function number	on numbe				
Port	AFIO0	AFI01	AFI02	AFI03	AFI04	AFI05	AFI06	AFIO7	AFIO11	AFIO11 . AFIO14	AF1015
name					Alte	Alternate function	tion				
	SYSTEM	TIM2	TIM3/4/5	TIM9/ 10/11	12C1/2	SP11/2	SPI3	USART1/2/3	ГСБ	CPRI	SYSTEM
PE8	1	ı	-	-	1	-	1	,	,	TIMx_IC1	EVENT OUT
PE9	,	TIM2_CH1_ETR	TIM5_ETR		,	,	1	ı	1	TIMx_IC2	EVENT OUT
PE10	1	TIM2_CH2	1		,	1	ı	1	,	TIMx_IC3	EVENT OUT
PE11	,	TIM2_CH3	-		,		1	1	,	TIMx_IC4	EVENT OUT
PE12	,	TIM2_CH4	-		,	SPI1_NSS	1	1	,	TIMx_IC1	EVENT OUT
PE13	,	ı	-		,	SP11_SCK	1	1	,	TIMx_IC2	EVENT OUT
PE14	,	ı	-		,	SPI1_MISO	1	1	,	TIMx_IC3	EVENT OUT
PE15	,	ı	-		,	SPI1_MOSI	1	1	,	TIMx_IC4	EVENT OUT
PH0OSC _IN	1	1	-	1	ı	1		,	ı	1	-
PH10SC_ OUT	ı	ı	-	1	ı	-	1	1	ı	1	-
PH2	•		-	-		-	-	-	-	-	-

# 5 Memory mapping




Figure 9. Memory map

5/

# 6 Electrical characteristics

### 6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V<sub>SS</sub>.

#### 6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at  $T_A = 25$  °C and  $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean  $\pm 3\sigma$ ).

# 6.1.2 Typical values

Unless otherwise specified, typical data are based on  $T_A$  = 25 °C,  $V_{DD}$  = 3.6 V (for the 1.65 V  $\leq$ V $_{DD}$   $\leq$ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean  $\pm 2\sigma$ ).

### 6.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

# 6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in Figure 10.

### 6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in Figure 11.



# 6.1.6 Power supply scheme

Standby-power circuitry (LSE,RTC,Wake-up logic, RTC backup registers) OUT Ю GP I/Os Logic Kernel logic (CPU, Digital & Memories) Regulator N × 100 nF +  $1 \times 4.7 \, \mu F$  $V_{DDA}$ V<sub>REF+</sub> Analog: OSC,PLL,COMP 100 nF • + 1 μF ADC/ 100 nF V<sub>REF</sub> DAC  $V_{SSA}$ N - number of  $V_{\text{DD}}\!/V_{\text{SS}} \text{ pairs}$ MS32461V3

Figure 12. Power supply scheme

# 6.1.7 Optional LCD power supply scheme




Figure 13. Optional LCD power supply scheme

- 1. Option 1: LCD power supply is provided by a dedicated VLCD supply source, VSEL switch is open.
- Option 2: LCD power supply is provided by the internal step-up converter, VSEL switch is closed, an external capacitance is needed for correct behavior of this converter.

# 6.1.8 Current consumption measurement

N x V<sub>DD</sub>

N x V<sub>DD</sub>

N x V<sub>SS</sub>

V<sub>LCD</sub>

V<sub>DDA</sub>

V<sub>REF</sub>

V<sub>REF</sub>

V<sub>SSA</sub>

MS33028V1

Figure 14. Current consumption measurement scheme

# 6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 11: Voltage characteristics*, *Table 12: Current characteristics*, and *Table 13: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 11. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V <sub>DD</sub> -V <sub>SS</sub>	External main supply voltage (including $V_{DDA}$ and $V_{DD}$ ) <sup>(1)</sup>	-0.3	4.0	
V <sub>IN</sub> <sup>(2)</sup>	Input voltage on five-volt tolerant pin	V <sub>SS</sub> -0.3	V <sub>DD</sub> +4.0	V
VIN	Input voltage on any other pin	V <sub>SS</sub> -0.3	4.0	
ΔV <sub>DDx</sub>	Variations between different V <sub>DD</sub> power pins	-	50	mV
V <sub>SSX</sub> -V <sub>SS</sub>	Variations between all different ground pins <sup>(3)</sup>	-	50	IIIV
V <sub>REF+</sub> –V <sub>DDA</sub>	Allowed voltage difference for V <sub>REF+</sub> > V <sub>DDA</sub>	-	0.4	V
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	see Secti	ion 6.3.11	

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

**Table 12. Current characteristics** 

Symbol	Ratings	Max.	Unit
$I_{VDD(\Sigma)}$	Total current into sum of all V <sub>DD_x</sub> power lines (source) <sup>(1)</sup>	100	
$I_{VSS(\Sigma)}^{(2)}$	Total current out of sum of all V <sub>SS_x</sub> ground lines (sink) <sup>(1)</sup>	100	
I <sub>VDD(PIN)</sub>	Maximum current into each V <sub>DD_x</sub> power pin (source) <sup>(1)</sup>	70	
I <sub>VSS(PIN)</sub>	Maximum current out of each VSS_x ground pin (sink) <sup>(1)</sup>	-70	
1	Output current sunk by any I/O and control pin	25	
l <sub>IO</sub>	Output current sourced by any I/O and control pin	- 25	mA
21	Total output current sunk by sum of all IOs and control pins <sup>(2)</sup>	60	
ΣΙ <sub>ΙΟ(PIN)</sub>	Total output current sourced by sum of all IOs and control pins <sup>(2)</sup>	-60	
(3)	Injected current on five-volt tolerant I/O <sup>(4)</sup> , RST and B pins	-5/+0	
I <sub>INJ(PIN)</sub> (3)	Injected current on any other pin (5)	± 5	]
ΣΙ <sub>ΙΝJ(PIN)</sub>	Total injected current (sum of all I/O and control pins) <sup>(6)</sup>	± 25	]

All main power (V<sub>DD</sub>, V<sub>DDA</sub>) and ground (V<sub>SS</sub>, V<sub>SSA</sub>) pins must always be connected to the external power supply, in the permitted range.

<sup>3.</sup> Negative injection disturbs the analog performance of the device. See note in Section 6.3.17.



DocID022799 Rev 13

55/136

<sup>2.</sup> V<sub>IN</sub> maximum must always be respected. Refer to *Table 12* for maximum allowed injected current values.

<sup>3.</sup> Include V<sub>REF-</sub> pin.

This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins referring to high pin count LQFP packages.

- Positive current injection is not possible on these I/Os. A negative injection is induced by V<sub>IN</sub><V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 11* for maximum allowed input voltage values.
- A positive injection is induced by V<sub>IN</sub> > V<sub>DD</sub> while a negative injection is induced by V<sub>IN</sub> < V<sub>SS</sub>. I<sub>INJ(PIN)</sub> must never be exceeded. Refer to *Table 11: Voltage characteristics* for the maximum allowed input voltage values.
- When several inputs are submitted to a current injection, the maximum ΣI<sub>INJ(PIN)</sub> is the absolute sum of the positive and negative injected currents (instantaneous values).

**Table 13. Thermal characteristics** 

Symbol	Ratings	Value	Unit
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>J</sub>	Maximum junction temperature	150	°C

# 6.3 Operating conditions

# 6.3.1 General operating conditions

Table 14. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HCLK</sub>	Internal AHB clock frequency	-	0	32	
f <sub>PCLK1</sub>	Internal APB1 clock frequency	-	0	32	MHz
f <sub>PCLK2</sub>	Internal APB2 clock frequency	-	0	32	
		BOR detector disabled	1.65	3.6	
$V_{DD}$	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V
		BOR detector disabled, after power on	1.65	3.6	
V <sub>DDA</sub> <sup>(1)</sup>	Analog operating voltage (ADC and DAC not used)	Must be the same voltage as	1.65	3.6	V
	Analog operating voltage (ADC or DAC used)	$V_{DD}^{(2)}$	1.8	3.6	V
		FT pins; 2.0 V ≤V <sub>DD</sub>	-0.3	5.5 <sup>(3)</sup>	
V	I/O input voltage	FT pins; V <sub>DD</sub> < 2.0 V	-0.3	5.25 <sup>(3)</sup>	V
$V_{IN}$		BOOT0 pin	0	5.5	V
		Any other pin	-0.3	V <sub>DD</sub> +0.3	
		LQFP48 package	-	364	
		LQFP100 package	-	465	
П	Power dissipation at TA = 85 °C for	LQFP64 package	-	435	ma\A/
$P_D$	suffix 6 or $TA = 105$ °C for suffix $7^{(4)}$	UFQFPN48 package	-	625	mW
		UFBGA100	-	339	
		WLCSP63 package	-	408	



Symbol **Parameter Conditions** Min Max Unit Maximum power dissipation<sup>(5)</sup> Ambient temperature for 6 suffix version <del>-4</del>0 85 TΑ °C Ambient temperature for 7 suffix version Maximum power dissipation -40 105 6 suffix version -40 105 °C ТJ Junction temperature range 7 suffix version -40 110

Table 14. General operating conditions (continued)

- 1. When the ADC is used, refer to Table 56: ADC characteristics.
- It is recommended to power V<sub>DD</sub> and V<sub>DDA</sub> from the same source. A maximum difference of 300 mV between V<sub>DD</sub> and V<sub>DDA</sub> can be tolerated during power-up and up to 140 mV in operation.
- 3. To sustain a voltage higher than VDD+0.3V, the internal pull-up/pull-down resistors must be disabled.
- If T<sub>A</sub> is lower, higher P<sub>D</sub> values are allowed as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see Table 73: Thermal characteristics on page 128).
- In low-power dissipation state, T<sub>A</sub> can be extended to -40°C to 105°C temperature range as long as T<sub>J</sub> does not exceed T<sub>J</sub> max (see *Table 73: Thermal characteristics on page 128*).

# 6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the conditions summarized in *Table 14*.

Table 15. Embedded reset and power control block characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V rise time rate	BOR detector enabled	0	-	∞	
t <sub>VDD</sub> <sup>(1)</sup>	V <sub>DD</sub> rise time rate	BOR detector disabled	0	-	1000	μs/V
rADD.	V fall time rate	BOR detector enabled	20	-	∞	μ5/ ν
	V <sub>DD</sub> fall time rate	BOR detector disabled	0	-	1000	
T <sub>RSTTEMPO</sub> <sup>(1)</sup>	Poort temporization	V <sub>DD</sub> rising, BOR enabled	-	2	3.3	mo
RSTTEMPO` ′	Reset temporization	V <sub>DD</sub> rising, BOR disabled <sup>(2)</sup>	0.4	0.7	1.6	ms
V	Power on/power down reset	Falling edge	1	1.5	1.65	
V <sub>POR/PDR</sub>	threshold	Rising edge	1.3	1.5	1.65	
V	Brown-out reset threshold 0	Falling edge	1.67	1.7	1.74	
V <sub>BOR0</sub>	Brown-out reset threshold o	Rising edge	1.69	1.76	1.8	V
	Brown-out reset threshold 1	Falling edge	1.87	1.93	1.97	V
V <sub>BOR1</sub>	Brown-out reset threshold 1	Rising edge	1.96	2.03	2.07	
V	Brown-out reset threshold 2	Falling edge	2.22	2.30	2.35	
V <sub>BOR2</sub>	brown-out reset threshold 2	Rising edge	2.31	2.41	2.44	



Table 15. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Drown out road throshold 2	Falling edge	2.45	2.55	2.6	
$V_{BOR3}$	Brown-out reset threshold 3	Rising edge	2.54	2.66	2.7	
V	Brown-out reset threshold 4	Falling edge	2.68	2.8	2.85	
$V_{BOR4}$	Brown-out reset tilleshold 4	Rising edge	2.78	2.9	2.95	
V	Programmable voltage detector	Falling edge	1.8	1.85	1.88	
$V_{PVD0}$	threshold 0	Rising edge	1.88	1.94	1.99	
V	PVD threshold 1	Falling edge	1.98	2.04	2.09	
$V_{PVD1}$	F VD tilleshold i	Rising edge	2.08	2.14	2.18	
V	PVD threshold 2	Falling edge	2.20	2.24	2.28	V
$V_{PVD2}$	F VD tilleshold 2	Rising edge	2.28	2.34	2.38	]
V	PVD threshold 3	Falling edge	2.39	2.44	2.48	
$V_{PVD3}$	FVD tillesiloid 3	Rising edge	2.47	2.54	2.58	
V	PVD threshold 4	Falling edge	2.57	2.64	2.69	
$V_{PVD4}$	F VD tillesiloid 4	Rising edge	2.68	2.74	2.79	
V	PVD threshold 5	Falling edge	2.77	2.83	2.88	
$V_{PVD5}$	PVD tilleshold 5	Rising edge	2.87	2.94	2.99	
V	PVD threshold 6	Falling edge	2.97	3.05	3.09	
$V_{PVD6}$	PVD tillesiloid o	Rising edge	3.08	3.15	3.20	
		BOR0 threshold	-	40	-	
$V_{hyst}$	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0	-	100	-	mV

<sup>1.</sup> Guaranteed by characterization results.

57/

<sup>2.</sup> Valid for device version without BOR at power up. Please see option "D" in Ordering information scheme for more details.

# 6.3.3 Embedded internal reference voltage

The parameters given in *Table 17* are based on characterization results, unless otherwise specified.

Table 16. Embedded internal reference voltage calibration values

Calibration value name	Description	Memory address
	Raw data acquired at temperature of 30 °C ±5 °C V <sub>DDA</sub> = 3 V ±10 mV	0x1FF8 00F8 - 0x1FF8 00F9

Table 17. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>REFINT out</sub> (1)	Internal reference voltage	– 40 °C < T <sub>J</sub> < +110 °C	1.202	1.224	1.242	V
I <sub>REFINT</sub>	Internal reference current consumption	-	-	1.4	2.3	μΑ
T <sub>VREFINT</sub>	Internal reference startup time	-	-	2	3	ms
V <sub>VREF_MEAS</sub>	V <sub>DDA</sub> and V <sub>REF+</sub> voltage during V <sub>REFINT</sub> factory measure	-	2.99	3	3.01	V
A <sub>VREF_MEAS</sub>	Accuracy of factory-measured V <sub>REF</sub> value <sup>(2)</sup>	Including uncertainties due to ADC and $V_{DDA}/V_{REF+}$ values	-	ı	±5	mV
T <sub>Coeff</sub> <sup>(3)</sup>	Temperature coefficient	-40 °C < T <sub>J</sub> < +110 °C	-	25	100	ppm/°
A <sub>Coeff</sub> <sup>(3)</sup>	Long-term stability	1000 hours, T= 25 °C	-	-	1000	ppm
V <sub>DDCoeff</sub> <sup>(3)</sup>	Voltage coefficient	3.0 V < V <sub>DDA</sub> < 3.6 V	-	-	2000	ppm/V
T <sub>S_vrefint</sub> (3)	ADC sampling time when reading the internal reference voltage	-	4	-	-	μs
T <sub>ADC_BUF</sub> <sup>(3) (4)</sup>	Startup time of reference voltage buffer for ADC	-	-	-	10	μs
I <sub>BUF_ADC</sub> (3)	Consumption of reference voltage buffer for ADC	-	-	13.5	25	μΑ
I <sub>VREF_OUT</sub> (3)	VREF_OUT output current (5)	-	-	-	1	μA
C <sub>VREF_OUT</sub> <sup>(3)</sup>	VREF_OUT output load	-	-	-	50	pF
I <sub>LPBUF</sub> <sup>(3)</sup>	Consumption of reference voltage buffer for VREF_OUT and COMP	-	-	730	1200	nA
V <sub>REFINT_DIV1</sub> (3)	1/4 reference voltage	-	24	25	26	%
V <sub>REFINT_DIV2</sub> (3)	1/2 reference voltage	-	49	50	51	$V_{REFIN}$
V <sub>REFINT_DIV3</sub> <sup>(3)</sup>	3/4 reference voltage	-	74	75	76	Т

<sup>1.</sup> Guaranteed by test in production.

<sup>4.</sup> Shortest sampling time can be determined in the application by multiple iterations.



DocID022799 Rev 13

59/136

<sup>2.</sup> The internal  $V_{\mathsf{REF}}$  value is individually measured in production and stored in dedicated EEPROM bytes.

<sup>3.</sup> Guaranteed by characterization results.

5. To guarantee less than 1% VREF\_OUT deviation.

# 6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 14: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to the Dhrystone 2.1 code, unless otherwise specified. The current consumption values are derived from tests performed under ambient temperature  $T_A = 25$  °C and  $V_{DD}$  supply voltage conditions summarized in *Table 14: General operating conditions*, unless otherwise specified.

The MCU is placed under the following conditions:

- All I/O pins are configured in analog input mode
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time, 64-bit access and prefetch is adjusted depending on f<sub>HCLK</sub> frequency and voltage range to provide the best CPU performance.
- When the peripherals are enabled  $f_{APB1} = f_{APB2} = f_{AHB}$ .
- When PLL is ON, the PLL inputs are equal to HSI = 16 MHz (if internal clock is used) or HSE = 16 MHz (if HSE bypass mode is used).
- The HSE user clock applied to OSCI\_IN input follows the characteristic specified in *Table 27: High-speed external user clock characteristics*.
- For maximum current consumption  $V_{DD} = V_{DDA} = 3.6 \text{ V}$  is applied to all supply pins.
- For typical current consumption V<sub>DD</sub> = V<sub>DDA</sub> = 3.0 V is applied to all supply pins if not specified otherwise.

57/

Table 18. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit	
				1 MHz	215	400		
			Range 3, V <sub>CORE</sub> =1.2 V   VOS[1:0] = 11	2 MHz	400	600	μΑ	
				4 MHz	725	960		
		$f_{HSE} = f_{HCLK}$ up to 16		4 MHz	0.915	1.1		
		MHz included, f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above 16 MHz	Range 2, V <sub>CORE</sub> =1.5 V   VOS[1:0] = 10	8 MHz	1.75	2.1		
	Cupply	(PLL ON) <sup>(2)</sup>		16 MHz	3.4	3.9		
I <sub>DD</sub>	Supply current in			8 MHz	2.1	2.8		
(Run from	Run mode, code		Range 1, V <sub>CORE</sub> =1.8 V   VOS[1:0] = 01	16 MHz	4.2	4.9	mA	
Flash)	executed	executed			32 MHz	8.25	9.4	
	from Flash	HSI clock source (16	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	3.5	4	-	
		MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	8.2	9.6		
		MSI clock, 65 kHz		65 kHz	40.5	110		
		MSI clock, 524 kHz	Range 3, V <sub>CORE</sub> =1.2 V VOS[1:0] = 11	524 kHz	125	190	μΑ	
		MSI clock, 4.2 MHz		4.2 MHz	775	900		

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

Table 19. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Conc	litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit	
			Range 3,	1 MHz	185	240		
			V <sub>CORE</sub> =1.2 V VOS[1:0]	2 MHz	345	410	μΑ	
		f <sub>HSE</sub> = f <sub>HCLK</sub>	= 11	4 MHz	645	880 <sup>(3)</sup>		
		up to 16 MHz,	Range 2,	4 MHz	0.755	1.4		
		included f <sub>HSE</sub> = f <sub>HCLK</sub> /2 above	V <sub>CORE</sub> =1.5 V VOS[1:0]	8 MHz	1.5	2.1		
		16 MHz	= 10	16 MHz	3	3.5		
	Cupply ourrent in	(PLL ON) <sup>(2)</sup>	Range 1,	8 MHz	1.8	2.8		
I <sub>DD</sub> (Run from RAM)	Supply current in Run mode, code		V <sub>CORE</sub> =1.8 V	16 MHz	3.6	4.1		
	RAM, Flash switched off  HSI clock source (16 MHz)  Range 2, V <sub>CORE</sub> =1.5 V VO = 10  Range 1,			VOS[1:0] = 01	32 MHz	7.15	8.3	mA
			HSI clock source (16	V <sub>CORE</sub> =1.5 V VOS[1:0]	16 MHz	2.95	3.5	
		V <sub>CORE</sub> =1.8 V VOS[1:0]	32 MHz	7.15	8.4			
		MSI clock, 65 kHz	Range 3,	65 kHz	38.5	85		
		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V VOS[1:0]	524 kHz	110	160	μΑ	
		MSI clock, 4.2 MHz	= 11	4.2 MHz	690	810		

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

57

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register).

<sup>3.</sup> Guaranteed by test in production.

Table 20. Current consumption in Sleep mode

Symbol	Parameter		consumption in Si litions	f <sub>HCLK</sub>	Тур	Max <sup>(1)</sup>	Unit
			Range 3,	1 MHz	50	130	
			V <sub>CORE</sub> =1.2 V	2 MHz	78.5	195	
			VOS[1:0] = 11	4 MHz	140	310	
		f <sub>HSE</sub> = f <sub>HCLK</sub> up to 16 MHz included,	Range 2,	4 MHz	165	310	
		$f_{HSE} = f_{HCLK}/2$	V <sub>CORE</sub> =1.5 V	8 MHz	310	440	
		above 16 MHz (PLL ON) <sup>(2)</sup>	VOS[1:0] = 10	16 MHz	590	830	
		,	Range 1,	8 MHz	350	550	
	Supply current in Sleep		V <sub>CORE</sub> =1.8 V	16 MHz	680	990	
	mode, Flash		VOS[1:0] = 01	32 MHz	1600	2100	
	OFF	HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	640	890	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	1600	2200	
I <sub>DD</sub> (Sleep)		MSI clock, 65 kHz	Range 3,	65 kHz	19	60	
		MSI clock, 524 kHz	V <sub>CORE</sub> =1.2 V	524 kHz	33	99	
		MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	145	210	μA
			Range 3,	1 MHz	60.5	130	μΛ
			V <sub>CORE</sub> =1.2 V	2 MHz	89.5	190	
		fuor = fuory Unito	VOS[1:0] = 11	4 MHz	150	320	-
	Supply current	$f_{HSE} = f_{HCLK}$ up to 16 MHz included,	Range 2,	4 MHz	180	320	
		$f_{HSE} = f_{HCLK}/2$ above 16 MHz (PLL	V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	8 MHz	320	460	
			VOS[1:0] = 10	16 MHz	605	840	
	in Sleep mode, Flash		Range 1, V <sub>CORE</sub> =1.8 V	8 MHz	380	540	
	ON			16 MHz	695	1000	
			VOS[1:0] = 01	32 MHz	1600	2100	
		HSI clock source	Range 2, V <sub>CORE</sub> =1.5 V VOS[1:0] = 10	16 MHz	650	910	
		(16 MHz)	Range 1, V <sub>CORE</sub> =1.8 V VOS[1:0] = 01	32 MHz	1600	2200	
	Supply current	MSI clock, 65 kHz	Range 3,	65 kHz	30	90	
	in Sleep mode, Flash	MSI clock, 524 kHz	V <sub>CORE</sub> =1.2V	524 kHz	44	96	
	ON	MSI clock, 4.2 MHz	VOS[1:0] = 11	4.2 MHz	155	220	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Oscillator bypassed (HSEBYP = 1 in RCC\_CR register)



Table 21. Current consumption in Low-power run mode

Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
		All peripherals		T <sub>A</sub> = -40 °C to 25 °C	8.6	12	
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = 85 °C	19	25	
			HOLK	T <sub>A</sub> = 105 °C	35	47	
		OFF, code		T <sub>A</sub> =-40 °C to 25 °C	14	16	
		executed from RAM,	MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = 85 °C	24	29	
		Flash switched	HCLK 00 M IZ	T <sub>A</sub> = 105 °C	40	51	
		OFF, V <sub>DD</sub>		T <sub>A</sub> = -40 °C to 25 °C	26	29	μΑ
		from 1.65 V to 3.6 V	MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	28	31	
I <sub>DD (LP</sub> Run)	Supply current in Low-power run mode	10 3.0 V	f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	36	42	
				T <sub>A</sub> = 105 °C	52	64	
		All peripherals OFF, code executed from Flash,	MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = -40 °C to 25 °C	20	24	
				T <sub>A</sub> = 85 °C	32	37	
				T <sub>A</sub> = 105 °C	49	61	
			MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	T <sub>A</sub> = -40 °C to 25 °C	26	30	
				T <sub>A</sub> = 85 °C	38	44	
				T <sub>A</sub> = 105 °C	55	67	
		V <sub>DD</sub> from 1.65 V to		T <sub>A</sub> = -40 °C to 25 °C	41	46	
		3.6 V	MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	44	50	
			f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	56	87	
				T <sub>A</sub> = 105 °C	73	110	
I <sub>DD</sub> max (LP Run)	Max allowed current in Low-power run mode	V <sub>DD</sub> from 1.65 V to 3.6 V	-	-	-	200	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

577

Table 22. Current consumption in Low-power sleep mode

Symbol	Parameter		Conditions		Тур	Max <sup>(1)</sup>	Unit
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz Flash OFF	T <sub>A</sub> = -40 °C to 25 °C	4.4	-	
			MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz Flash ON	T <sub>A</sub> = -40 °C to 25 °C	14	14 16	
				T <sub>A</sub> = 85 °C	19	23	
I <sub>DD</sub> (LP Sleep)				T <sub>A</sub> = 105 °C	27	33	
		All peripherals OFF, V <sub>DD</sub> from	MSI clock, 65 kHz	T <sub>A</sub> = -40 °C to 25 °C	15	17	
		1.65 V to 3.6 V	f <sub>HCLK</sub> = 65 kHz,	T <sub>A</sub> = 85 °C	20	23	
			Flash ON	T <sub>A</sub> = 105 °C	28	33	
			MSI clock, 131 kHz f <sub>HCLK</sub> = 131 kHz, Flash ON	T <sub>A</sub> = -40 °C to 25 °C	17	19	
	Supply current in Low-power sleep mode			T <sub>A</sub> = 55 °C	18	21	μΑ
				T <sub>A</sub> = 85 °C	22	25	
				T <sub>A</sub> = 105 °C	30	35	
		TIM9 and USART1 enabled, Flash ON, V <sub>DD</sub> from	MSI clock, 65 kHz f <sub>HCLK</sub> = 32 kHz	T <sub>A</sub> = -40 °C to 25 °C	14	16	
				T <sub>A</sub> = 85 °C	19	22	
				T <sub>A</sub> = 105 °C	27	32	
			MSI clock, 65 kHz f <sub>HCLK</sub> = 65 kHz	$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	15	17	
				T <sub>A</sub> = 85 °C	20	23	
				T <sub>A</sub> = 105 °C	28	33	
		1.65 V to 3.6 V		T <sub>A</sub> = -40 °C to 25 °C	17	19	
			MSI clock, 131 kHz	T <sub>A</sub> = 55 °C	18	21	
			f <sub>HCLK</sub> = 131 kHz	T <sub>A</sub> = 85 °C	22	25	
				T <sub>A</sub> = 105 °C	30	36	
I <sub>DD</sub> max (LP Sleep)	Max allowed current in Low-power sleep mode	V <sub>DD</sub> from 1.65 V to 3.6 V	-	-	-	200	

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

Table 23. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	С	onditions		Тур	Max <sup>(1)</sup>	Unit		
			$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8 \text{ V}$ $T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$	1.15	-				
				$T_A = -40^{\circ}C$ to 25°C	1.4	-			
		RTC clocked by LSI or LSE external clock .			OFF	T <sub>A</sub> = 55°C	2	-	
				T <sub>A</sub> = 85°C	3.4	10			
				T <sub>A</sub> = 105°C	6.35	23			
		(32.768kHz),	LCD	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.55	6			
		regulator in LP mode, HSI and HSE OFF	ON	T <sub>A</sub> = 55°C	2.15	7			
		(no independent	(static duty) <sup>(2)</sup>	T <sub>A</sub> = 85°C	3.55	12			
		watchdog)	uuty)	T <sub>A</sub> = 105°C	6.3	27			
				$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	3.9	10			
	Supply current in Stop mode with RTC enabled		LCD ON (1/8 duty) <sup>(3)</sup>	T <sub>A</sub> = 55°C	4.65	11	μΑ		
				T <sub>A</sub> = 85°C	6.25	16			
				T <sub>A</sub> = 105°C	9.1	44			
		RTC clocked by LSE	LCD OFF	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.5	-			
I <sub>DD</sub> (Stop with RTC)				T <sub>A</sub> = 55°C	2.15	-			
With Trian				T <sub>A</sub> = 85°C	3.7	-			
				T <sub>A</sub> = 105°C	6.75	-			
			LCD ON (static duty) <sup>(2)</sup>	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.6	-			
				T <sub>A</sub> = 55°C	2.3	-			
				T <sub>A</sub> = 85°C	3.8	-			
		external quartz (32.768kHz),		T <sub>A</sub> = 105°C	6.85	-			
		regulator in LP mode,		$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	4	-			
		HSI and HSE OFF (no independent	LCD ON (1/8	T <sub>A</sub> = 55°C	4.85	-			
		watchdog <sup>(4)</sup>	duty) <sup>(3)</sup>	T <sub>A</sub> = 85°C	6.5	-			
				T <sub>A</sub> = 105°C	9.1	-			
				$T_A = -40^{\circ}\text{C to } 25^{\circ}\text{C}$ $V_{DD} = 1.8\text{V}$	1.2	-			
			LCD OFF	T <sub>A</sub> = -40°C to 25°C V <sub>DD</sub> = 3.0V	1.5	-			
				T <sub>A</sub> = -40°C to 25°C V <sub>DD</sub> = 3.6V	1.75	-			



Table 23. Typical and maximum current consumptions in Stop mode (continued)

Symbol	Parameter	Conditions	Тур	Max <sup>(1)</sup>	Unit	
I <sub>DD</sub> (Stop)		Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled	T <sub>A</sub> = -40°C to 25°C	1.8	2.2	
	Supply current in Stop mode (RTC disabled)		$T_A = -40$ °C to 25°C	0.435	1	μA
100 ()		Regulator in LP mode, LSI, HSI and HSE OFF (no independent watchdog)	T <sub>A</sub> = 55°C	0.99	3	
			T <sub>A</sub> = 85°C	2.4	9	
			T <sub>A</sub> = 105°C	5.5	22 <sup>(5)</sup>	
I <sub>DD</sub> (WU from Stop)	Supply current during wakeup from Stop mode	MSI = 4.2 MHz		2	-	
		MSI = 1.05 MHz	$T_A = -40^{\circ}C \text{ to } 25^{\circ}C$	1.45	-	mA
		MSI = 65 kHz <sup>(6)</sup>		1.45	-	

- 1. Guaranteed by characterization results, unless otherwise specified.
- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected.
- 3. LCD enabled with external VLCD, 1/8 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.
- Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8 pF loading capacitors.
- 5. Guaranteed by test in production.
- 6. When MSI = 64 kHz, the RMS current is measured over the first 15 µs following the wakeup event. For the remaining part of the wakeup period, the current corresponds the Run mode current.



Max<sup>(1)</sup> **Symbol** Unit **Parameter Conditions** Тур  $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 0.905  $V_{DD} = 1.8 \text{ V}$  $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 1.15 1.9 RTC clocked by LSI (no T<sub>A</sub> = 55 °C independent watchdog) 2.2 1.5  $T_A = 85 \, ^{\circ}C$ 1.75 4 Supply current in  $8.3^{(2)}$  $I_{DD}$  $T_A = 105 \, ^{\circ}C$ 2.1 (Standby Standby mode with RTC  $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ with RTC) enabled 0.98  $V_{DD} = 1.8 \text{ V}$ RTC clocked by LSE  $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ 1.3 external quartz (no μΑ independent  $T_A = 55 \,^{\circ}C$ 1.7 watchdog)<sup>(3)</sup> T<sub>A</sub>= 85 °C 2.05 T<sub>A</sub> = 105 °C 2.45 Independent watchdog  $T_A = -40 \,^{\circ}\text{C}$  to 25  $^{\circ}\text{C}$ 1 1.7 and LSI enabled  $T_A = -40 \,^{\circ}\text{C}$  to 25  $^{\circ}\text{C}$ 0.29 Supply current in 0.6  $I_{DD}$ Standby mode (RTC T<sub>A</sub> = 55 °C (Standby) 0.345 0.9 Independent watchdog disabled) and LSI OFF  $T_A = 85 \,^{\circ}C$ 0.575 2.75 7(2)  $T_{\Delta} = 105 \, ^{\circ}C$ 1.45 Supply current during  $I_{DD}$ (WU from wakeup time from  $T_A = -40 \,^{\circ}\text{C} \text{ to } 25 \,^{\circ}\text{C}$ mΑ

Table 24. Typical and maximum current consumptions in Standby mode

Standby mode

Standby)

#### On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- $\bullet$   $\,$  all I/O pins are in input mode with a static value at  $V_{DD}$  or  $V_{SS}$  (no load)
- · all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
  - with all peripherals clocked off
  - with only one peripheral clocked on

47/

<sup>1.</sup> Guaranteed by characterization results, unless otherwise specified.

<sup>2.</sup> Guaranteed by test in production.

Based on characterization done with a 32.768 kHz crystal (MC306-G-06Q-32.768, manufacturer JFVNY) with two 6.8pF loading capacitors.

Table 25. Peripheral current consumption<sup>(1)</sup>

		Typical	consumption,	$V_{DD} = 3.0 \text{ V, T}$	A = 25 °C	
Peripheral		Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	TIM2	11.2	8.9	7.0	8.9	
	TIM3	11.2	9.0	7.1	9.0	
	TIM4	12.9	10.4	8.2	10.4	
	TIM5	14.4	11.5	9.0	11.5	
	TIM6	4.0	3.1	2.4	3.1	
	TIM7	3.8	3.0	2.3	3.0	
	LCD	5.8	4.6	3.6	4.6	
	WWDG	2.9	2.3	1.8	2.3	
APB1	SPI2	6.5	5.2	4.1	5.2	μΑ/MHz
APDI	SPI3	5.9	4.6	3.6	4.6	(f <sub>HCLK</sub> )
	USART2	8.8	7.0	5.5	7.0	
	USART3	8.4	6.8	5.3	6.8	
	I2C1	7.3	5.8	4.6	5.8	
	I2C2	7.9	6.3	5.0	6.3	
	USB	13.3	10.6	8.3	10.6	
	PWR	2.8	2.2	1.8	2.2	
	DAC	6.1	4.9	3.9	4.9	
	COMP	4.8	3.8	3.0	3.8	

Table 25. Peripheral current consumption<sup>(1)</sup> (continued)

		Typical o	onsumption,			
Peripheral		Range 1, V <sub>CORE</sub> = 1.8 V VOS[1:0] = 01	Range 2, V <sub>CORE</sub> = 1.5 V VOS[1:0] = 10	Range 3, V <sub>CORE</sub> = 1.2 V VOS[1:0] = 11	Low-power sleep and run	Unit
	SYSCFG & RI	2.6	2.0	1.6	2.0	
	TIM9	7.9	6.4	5.0	6.4	
	TIM10	5.9	4.7	3.8	4.7	
APB2	TIM11	5.9	4.6	3.7	4.6	
	ADC <sup>(2)</sup>	10.5	8.3	6.6	8.3	
	SPI1	4.3	3.4	2.8	3.4	
	USART1	8.8	7.1	5.6	7.1	
	GPIOA	4.3	3.3	2.6	3.3	
	GPIOB	4.3	3.5	2.8	3.5	μΑ/MHz
	GPIOC	4.0	3.2	2.5	3.2	(f <sub>HCLK</sub> )
	GPIOD	4.1	3.3	2.5	3.3	
ALID	GPIOE	4.2	3.4	2.7	3.4	
AHB	GPIOH	3.7	3.0	2.3	3.0	
	CRC	0.8	0.6	0.5	0.6	
	FLASH	11.1	9.4	8	_(3)	
	DMA1	15.6	12.7	10	12.7	
	DMA2	16.3	13.4	10.5	13.4	
All enabled		187	154	120	144.6	
I <sub>DD (RTC)</sub>						
I <sub>DD (LCD)</sub>						
I <sub>DD (ADC)</sub> <sup>(4)</sup>						
I <sub>DD (DAC)</sub> <sup>(5)</sup>						
I <sub>DD (COMP1)</sub>			μΑ			
lan (06:	Slow mode		2			
I <sub>DD</sub> (COMP2)	Fast mode		· ·	5		
I <sub>DD (PVD / BOR</sub>	(6)	2.6				
I <sub>DD (IWDG)</sub>			0	25		

Data based on differential I<sub>DD</sub> measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f<sub>HCLK</sub> = 32 MHz (range 1), f<sub>HCLK</sub> = 16 MHz (range 2), f<sub>HCLK</sub> = 4 MHz (range 3), f<sub>HCLK</sub> = 64kHz (Low-power run/sleep), f<sub>APB1</sub> = f<sub>HCLK</sub>, f<sub>APB2</sub> = f<sub>HCLK</sub>, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling.

577

<sup>2.</sup> HSI oscillator is OFF for this measure.

- 3. In Low-power sleep and run mode, the Flash memory must always be in power-down mode.
- 4. Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion (HSI consumption not included).
- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC is in buffered mode, output is left floating.
- 6. Including supply current of internal reference voltage.

### 6.3.5 Wakeup time from low-power mode

The wakeup times given in the following table are measured with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Stop mode
- Standby mode: the clock source is the MSI oscillator running at 2.1 MHz

All timings are derived from tests performed under the conditions summarized in Table 14.

Table 26. Low-power mode wakeup timings

Symbol	Parameter	er Conditions		Max <sup>(1)</sup>	Unit	
t <sub>WUSLEEP</sub>	Wakeup from Sleep mode	f <sub>HCLK</sub> = 32 MHz	0.4	-		
twusleep_lp	Wakeup from Low-power sleep	f <sub>HCLK</sub> = 262 kHz Flash enabled	46	-		
	mode, f <sub>HCLK</sub> = 262 kHz	f <sub>HCLK</sub> = 262 kHz Flash switched OFF	46	-		
	Wakeup from Stop mode, regulator in Run mode ULP bit = 1 and FWU bit = 1	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz	8.2	-		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 1 and 2	7.7	8.9	-	
	Wakeup from Stop mode, regulator in low-power mode ULP bit = 1 and FWU bit = 1	f <sub>HCLK</sub> = f <sub>MSI</sub> = 4.2 MHz Voltage range 3	8.2	13.1	μs	
twustop		f <sub>HCLK</sub> = f <sub>MSI</sub> = 2.1 MHz	10.2	13.4		
		$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	16	20		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 524 kHz	31	37		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 262 kHz	57	66		
		f <sub>HCLK</sub> = f <sub>MSI</sub> = 131 kHz	112	123		
		f <sub>HCLK</sub> = MSI = 65 kHz	221	236		
_	Wakeup from Standby mode ULP bit = 1 and FWU bit = 1	f <sub>HCLK</sub> = MSI = 2.1 MHz	58	104		
<sup>t</sup> wustdby	Wakeup from Standby mode FWU bit = 0	f <sub>HCLK</sub> = MSI = 2.1 MHz	2.6	3.25	ms	

<sup>1.</sup> Guaranteed by characterization, unless otherwise specified



#### 6.3.6 **External clock source characteristics**

# High-speed external user clock generated from an external source


In bypass mode the HSE oscillator is switched off and the input pin is a standard GPIO. The external clock signal has to respect the I/O characteristics in Section 6.3.12. However, the recommended clock input waveform is shown in Figure 15.

Table 27. High-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSE_ext</sub>	User external clock source	CSS is on or PLL is used	1	8	32	MHz
	frequency	CSS is off, PLL not used	0	8	32	MHz
V <sub>HSEH</sub>	OSC_IN input pin high level voltage		0.7V <sub>DD</sub>	-	$V_{DD}$	V
V <sub>HSEL</sub>	OSC_IN input pin low level voltage		$V_{SS}$	-	0.3V <sub>DD</sub>	V
t <sub>w(HSEH)</sub> t <sub>w(HSEL)</sub>	OSC_IN high or low time	-	12	ı	-	ns
t <sub>r(HSE)</sub>	OSC_IN rise or fall time		-	ı	20	113
C <sub>in(HSE)</sub>	OSC_IN input capacitance		-	2.6	-	pF

<sup>1.</sup> Guaranteed by design.

Figure 15. High-speed external clock source AC timing diagram



### Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a low-speed external clock source, and under the conditions summarized in *Table 14*.

Table 28. Low-speed external user clock characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSE_ext</sub>	User external clock source frequency		1	32.768	1000	kHz
V <sub>LSEH</sub>	OSC32_IN input pin high level voltage		0.7V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>LSEL</sub>	OSC32_IN input pin low level voltage	-	V <sub>SS</sub>	-	0.3V <sub>DD</sub>	V
$\begin{matrix} t_{w(LSEH)} \\ t_{w(LSEL)} \end{matrix}$	OSC32_IN high or low time		465	-	-	ns
$t_{r(LSE)} \ t_{f(LSE)}$	OSC32_IN rise or fall time		-	-	10	113
C <sub>IN(LSE)</sub>	OSC32_IN input capacitance	-	-	0.6	-	pF

<sup>1.</sup> Guaranteed by design.

Figure 16. Low-speed external clock source AC timing diagram



### High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 29*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>OSC_IN</sub>	Oscillator frequency	-	1		24	MHz
R <sub>F</sub>	Feedback resistor	-	-	200	-	kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal $(R_S)^{(3)}$	R <sub>S</sub> = 30 Ω	-	20	-	pF
I <sub>HSE</sub>	HSE driving current	$V_{DD}$ = 3.3 V, $V_{IN}$ = $V_{SS}$ with 30 pF load	-	1	3	mA
1	HSE oscillator power	C = 20 pF f <sub>OSC</sub> = 16 MHz	-	-	2.5 (startup) 0.7 (stabilized)	mA
I <sub>DD(HSE)</sub>	consumption	C = 10 pF f <sub>OSC</sub> = 16 MHz	-	-	2.5 (startup) 0.46 (stabilized)	IIIA
9 <sub>m</sub>	Oscillator transconductance	Startup	3.5	-	-	mA /V
t <sub>SU(HSE)</sub> <sup>(4)</sup>	Startup time	V <sub>DD</sub> is stabilized	-	1	-	ms

Table 29. HSE oscillator characteristics<sup>(1)(2)</sup>

- 1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- 2. Guaranteed by characterization results.
- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- t<sub>SU(HSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 17*).  $C_{L1}$  and  $C_{L2}$  are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing  $C_{L1}$  and  $C_{L2}$ . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website *www.st.com*.

577




Figure 17. HSE oscillator circuit diagram

1. R<sub>EXT</sub> value depends on the crystal characteristics.

#### Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 30. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Symbol	Parameter	Conditions	Min	Тур	Max
f <sub>LSE</sub>	Low speed external oscillator frequency	-	-	32.768	-
$R_{F}$	Feedback resistor	-	-	1.2	-
C <sup>(2)</sup>	Recommended load capacitance versus equivalent serial resistance of the crystal (R <sub>S</sub> ) <sup>(3)</sup>	R <sub>S</sub> = 30 kΩ	_	8	-

Table 30. LSE oscillator characteristics  $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$ 

 $V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$ 

 $V_{DD}$  = 1.8 V

 $V_{DD} = 3.0 V$ 

 $V_{DD} = 3.6V$ 

V<sub>DD</sub> is stabilized

consumption

LSE driving current

LSE oscillator current

Oscillator transconductance

I<sub>LSE</sub>

I<sub>DD</sub> (LSE)

 $g_{m}$ t<sub>SU(LSE)</sub>(4)



Unit

kHz

 $M\Omega$ 

pF

μΑ

nΑ

µA/V

s

1.1

450

600

750

1

3

Startup time Guaranteed by characterization results.

Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".

The oscillator selection can be optimized in terms of supply current using an high quality resonator with small  $R_S$  value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details.

 t<sub>SU(LSE)</sub> is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For  $C_{L1}$  and  $C_{L2}$ , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 18).  $C_{L1}$  and  $C_{L2}$ , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of  $C_{L1}$  and  $C_{L2}$ . Load capacitance  $C_{L1}$  has the following formula:  $C_{L1} = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$  where  $C_{stray}$  is the pin capacitance and board or trace PCB-related capacitance. Typically, it is between 2 pF and 7 pF.

Caution:

To avoid exceeding the maximum value of  $C_{L1}$  and  $C_{L2}$  (15 pF) it is strongly recommended to use a resonator with a load capacitance  $C_L \le 7$  pF. Never use a resonator with a load capacitance of 12.5 pF.

**Example:** if the user chooses a resonator with a load capacitance of  $C_L = 6$  pF and  $C_{stray} = 2$  pF, then  $C_{1,1} = C_{1,2} = 8$  pF.




Figure 18. Typical application with a 32.768 kHz crystal

### 6.3.7 Internal clock source characteristics

The parameters given in *Table 31* are derived from tests performed under the conditions summarized in *Table 14*.

### High-speed internal (HSI) RC oscillator

Table 31. HSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HSI</sub>	Frequency	V <sub>DD</sub> = 3.0 V	-	16	-	MHz
TRIM <sup>(1)(2)</sup>	HSI user-trimmed	Trimming code is not a multiple of 16	-	±0.4	0.7	%
TRIM` ^ ^	resolution	Trimming code is a multiple of 16	-	-	±1.5	%
		$V_{DDA}$ = 3.0 V, $T_A$ = 25 °C	-1 <sup>(3)</sup>	-	1 <sup>(3)</sup>	%
		$V_{DDA} = 3.0 \text{ V}, T_A = 0 \text{ to } 55 ^{\circ}\text{C}$	-1.5	-	1.5	%
	Accuracy of the	V <sub>DDA</sub> = 3.0 V, T <sub>A</sub> = -10 to 70 °C	-2	-	2	%
ACC <sub>HSI</sub> <sup>(2)</sup>	factory-calibrated HSI oscillator	$V_{DDA}$ = 3.0 V, $T_A$ = -10 to 85 °C	-2.5	-	2	%
	1101 Oscillator	$V_{DDA}$ = 3.0 V, $T_{A}$ = -10 to 105 °C	-4	-	2	%
		V <sub>DDA</sub> = 1.65 V to 3.6 V T <sub>A</sub> = -40 to 105 °C	-4	i	3	%
t <sub>SU(HSI)</sub> <sup>(2)</sup>	HSI oscillator startup time	-	-	3.7	6	μs
I <sub>DD(HSI)</sub> <sup>(2)</sup>	HSI oscillator power consumption	-	-	100	140	μΑ

<sup>1.</sup> The trimming step differs depending on the trimming code. It is usually negative on the codes which are multiples of 16 (0x00, 0x10, 0x20, 0x30...0xE0).

# Low-speed internal (LSI) RC oscillator

Table 32. LSI oscillator characteristics

Symbol	Parameter	Min	Тур	Max	Unit
f <sub>LSI</sub> <sup>(1)</sup>	f <sub>LSI</sub> <sup>(1)</sup> LSI frequency		38	56	kHz
D <sub>LSI</sub> <sup>(2)</sup>	LSI oscillator frequency drift 0°C ≤T <sub>A</sub> ≤ 105°C	-10	-	4	%
t <sub>su(LSI)</sub> (3)	LSI oscillator startup time	-	-	200	μs
I <sub>DD(LSI)</sub> <sup>(3)</sup>	LSI oscillator power consumption	-	400	510	nA

<sup>1.</sup> Guaranteed by test in production.



<sup>2.</sup> Guaranteed by characterization results.

<sup>3.</sup> Guaranteed by test in production.

<sup>2.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>3.</sup> Guaranteed by design.

# Multi-speed internal (MSI) RC oscillator

Table 33. MSI oscillator characteristics

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	65.5	-	
		MSI range 1	131	-	kHz
		MSI range 2	262	-	KIIZ
f <sub>MSI</sub>	Frequency after factory calibration, done at V <sub>DD</sub> = 3.3 V and T <sub>A</sub> = 25 °C	MSI range 3	524	-	
	LOD or and the control of the contro	MSI range 4	1.05	-	
		MSI range 5	2.1	-	MHz
		MSI range 6	4.2	-	
ACC <sub>MSI</sub>	Frequency error after factory calibration	-	±0.5	-	%
D <sub>TEMP(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 0 °C ≤T <sub>A</sub> ≤105 °C	-	±3	-	%
D <sub>VOLT(MSI)</sub> <sup>(1)</sup>	MSI oscillator frequency drift 1.65 V ≤V <sub>DD</sub> ≤3.6 V, T <sub>A</sub> = 25 °C	-	-	2.5	%/V
	MSI oscillator power consumption	MSI range 0	0.75	-	
		MSI range 1	1	-	
		MSI range 2	1.5	-	
I <sub>DD(MSI)</sub> <sup>(2)</sup>		MSI range 3	2.5	-	μA
		MSI range 4	4.5	-	
		MSI range 5	8	-	
		MSI range 6	15	-	
		MSI range 0	30	-	
		MSI range 1	20	-	
		MSI range 2	15	-	
		MSI range 3	10	-	
<b>+</b> .	MSI oscillator startup time	MSI range 4	6	-	μs
t <sub>SU(MSI)</sub>	The communication startup time	MSI range 5	5	-	μο
		MSI range 6, Voltage range 1 and 2	3.5	-	
		MSI range 6, Voltage range 3	5	-	

Table 33. MSI oscillator characteristics (continued)

Symbol	Parameter	Condition	Тур	Max	Unit
		MSI range 0	-	40	
		MSI range 1	-	20	
		MSI range 2	-	10	
		MSI range 3	-	4	
, (2)	MSI oscillator stabilization time	MSI range 4	-	2.5	μs
t <sub>STAB(MSI)</sub> <sup>(2)</sup>	Wor oscillator stabilization time	MSI range 5	-	2	
		MSI range 6, Voltage range 1 and 2	-	2	
		MSI range 3, Voltage range 3	-	3	
f <sub>OVER(MSI)</sub>	MSI oscillator frequency overshoot	Any range to range 5	-	4	MHz
		Any range to range 6	-	6	IVII IZ

<sup>1.</sup> This is a deviation for an individual part, once the initial frequency has been measured.

<sup>2.</sup> Guaranteed by characterization results.

#### 6.3.8 PLL characteristics

The parameters given in *Table 34* are derived from tests performed under the conditions summarized in *Table 14*.

Value **Symbol** Unit **Parameter** Max<sup>(1)</sup> Min Тур PLL input clock<sup>(2)</sup> 2 24 MHz f<sub>PLL\_IN</sub> PLL input clock duty cycle 45 55 % 2 PLL output clock 32 MHz f<sub>PLL\_OUT</sub> PLL lock time PLL input = 16 MHz 115 160 μs t<sub>LOCK</sub> PLL VCO = 96 MHz Jitter Cycle-to-cycle jitter ±600 ps

220

120

450

150

μΑ

**Table 34. PLL characteristics** 

Current consumption on V<sub>DDA</sub>

Current consumption on V<sub>DD</sub>

# 6.3.9 Memory characteristics

I<sub>DDA</sub>(PLL)

I<sub>DD</sub>(PLL)

The characteristics are given at  $T_A$  = -40 to 105 °C unless otherwise specified.

### **RAM** memory

Table 35. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode <sup>(1)</sup>	STOP mode (or RESET)	1.65	-	-	V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode).

577

<sup>1.</sup> Guaranteed by characterization results.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f<sub>PLL\_OUT</sub>.

# Flash memory and data EEPROM

Table 36. Flash memory and data EEPROM characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
V <sub>DD</sub>	Operating voltage Read / Write / Erase	-	1.65	-	3.6	٧
4	Programming/ erasing	Erasing	-	3.28	3.94	
t <sub>prog</sub>	time for byte / word / double word / half-page	Programming	-	3.28	3.94	ms
	Average current during the whole programming / erase operation		-	600	900	μΑ
I <sub>DD</sub>	Maximum current (peak) during the whole programming / erase operation	T <sub>A</sub> = 25 °C, V <sub>DD</sub> = 3.6 V	-	1.5	2.5	mA

<sup>1.</sup> Guaranteed by design.

Table 37. Flash memory and data EEPROM endurance and retention

Symbol	Parameter Conditions		Value			Unit
Symbol	raiailletei	Conditions	Min <sup>(1)</sup>	Тур	Max	Offic
N <sub>CYC</sub> <sup>(2)</sup>	Cycling (erase / write) Program memory	$T_A = -40^{\circ}C$ to	10	ı	ı	kcycles
INCYC.	Cycling (erase / write) EEPROM data memory	105 °C	300	-	-	RCYCIES
	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 85 °C	-T <sub>RET</sub> = +85 °C	30	-	-	
t <sub>RET</sub> <sup>(2)</sup>	Data retention (EEPROM data memory) after 300 kcycles at $T_A$ = 85 °C	1 RET - +05 C	30	-	-	voare
RET	Data retention (program memory) after 10 kcycles at T <sub>A</sub> = 105 °C	T <sub>RET</sub> = +105 °C	10	ı	ı	years
	Data retention (EEPROM data memory) after 300 kcycles at $T_A$ = 105 $^{\circ}$ C	TRET - 1100 0	10	-	-	

<sup>1.</sup> Guaranteed by characterization results.

<sup>2.</sup> Characterization is done according to JEDEC JESD22-A117.

#### 6.3.10 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

### Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V<sub>DD</sub> and V<sub>SS</sub> through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 38*. They are based on the EMS levels and classes defined in application note AN1709.

Level/ Symbol **Conditions Parameter** Class  $V_{DD} = 3.3 \text{ V, LQFP100, T}_{A} = +25 ^{\circ}\text{C,}$ Voltage limits to be applied on any I/O pin to f<sub>HCLK</sub> = 32 MHz  $V_{FESD}$ 2B induce a functional disturbance conforms to IEC 61000-4-2  $V_{DD} = 3.3 \text{ V, LQFP100, T}_{A} = +25$ Fast transient voltage burst limits to be  $V_{\mathsf{EFTB}}$ applied through 100 pF on VDD and VSS 4A  $f_{HCLK} = 32 \text{ MHz}$ pins to induce a functional disturbance conforms to IEC 61000-4-4

**Table 38. EMS characteristics** 

#### Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

**\_y**/

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

#### **Electromagnetic Interference (EMI)**

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Max vs. frequency range Monitored 16 MHz 4 MHz Symbol **Conditions** 32 MHz Unit **Parameter** frequency band voltage voltage voltage range 1 range 3 range 2 0.1 to 30 MHz 3 -6 -5  $V_{DD} = 3.3 V,$  $T_A = 25 \, ^{\circ}C$ 30 to 130 MHz 18 4 -7 dBµV  $\mathsf{S}_{\mathsf{EMI}}$ Peak level LQFP100 package 130 MHz to 1GHz 15 5 -7 compliant with IEC 61967-2 2 SAE EMI Level 2.5 1

Table 39. EMI characteristics

# 6.3.11 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

### Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114, ANSI/ESD STM5.3.1. standard.

Symbol	Ratings	Conditions	Class	Maximum value <sup>(1)</sup>	Unit
V <sub>ESD(HBM)</sub>	Electrostatic discharge voltage (human body model)	T <sub>A</sub> = +25 °C, conforming to JESD22-A114	2	2000	V
V <sub>ESD(CDM)</sub>	Electrostatic discharge voltage (charge device model)	T <sub>A</sub> = +25 °C, conforming to ANSI/ESD STM5.3.1.	C4	500	V

Table 40. ESD absolute maximum ratings



Guaranteed by characterization results.

#### Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 41. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T <sub>A</sub> = +105 °C conforming to JESD78A	II level A

### 6.3.12 I/O current injection characteristics

As a general rule, current injection to the I/O pins, due to external voltage below  $V_{SS}$  or above  $V_{DD}$  (for standard pins) should be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller in cases when abnormal injection accidentally happens, susceptibility tests are performed on a sample basis during device characterization.

### Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating input mode. While current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of  $-5 \,\mu\text{A}/+0 \,\mu\text{A}$  range), or other functional failure (for example reset occurrence oscillator frequency deviation, LCD levels).

The test results are given in the Table 42.

Table 42. I/O current injection susceptibility

		Functional s		
Symbol	Description	Negative injection	Positive injection	Unit
	Injected current on all 5 V tolerant (FT) pins	-5 <sup>(1)</sup>	NA <sup>(2)</sup>	
I <sub>INJ</sub>	Injected current on BOOT0	-0	NA <sup>(2)</sup>	mA
	Injected current on any other pin	-5 <sup>(1)</sup>	+5	

It is recommended to add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.

2. Injection is not possible.

577

# 6.3.13 I/O port characteristics

# General input/output characteristics

Unless otherwise specified, the parameters given in *Table 49* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Table 43. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V	Input low level voltage	TC and FT I/O	-	-	0.3 V <sub>DD</sub> <sup>(1)(2)</sup>	
$V_{IL}$	input low level voltage	воото	-	-	0.14 V <sub>DD</sub> <sup>(2)</sup>	
		TC I/O	0.45 V <sub>DD</sub> +0.38 <sup>(2)</sup>	-	-	
$V_{IH}$	Input high level voltage	FT I/O	0.39 V <sub>DD</sub> +0.59 <sup>(2)</sup>	-	-	V
		воото	0.15 V <sub>DD</sub> +0.56 <sup>(2)</sup>	-	-	
	I/O Schmitt trigger voltage	TC and FT I/O	-	10% V <sub>DD</sub> <sup>(3)</sup>	-	
$V_{hys}$	hysteresis <sup>(2)</sup>	BOOT0	-	0.01	-	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with LCD	-	-	±50	
	Input leakage current <sup>(4)</sup>	V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches	-	-	±50	nA
I <sub>Ikg</sub>		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with analog switches and LCD	-	-	±50	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> I/Os with USB	-	-	±250	
		V <sub>SS</sub> ≤V <sub>IN</sub> ≤V <sub>DD</sub> TC and FT I/Os	-	-	±50	
		FT I/O V <sub>DD</sub> ≤V <sub>IN</sub> ≤5V	-	-	±10	μΑ
R <sub>PU</sub>	Weak pull-up equivalent resistor <sup>(5)(1)</sup>	$V_{IN} = V_{SS}$	25	45	65	kΩ
R <sub>PD</sub>	Weak pull-down equivalent resistor <sup>(5)</sup>	$V_{IN} = V_{DD}$	25	45	65	kΩ
C <sub>IO</sub>	I/O pin capacitance	-	-	5	-	pF

<sup>1.</sup> Guaranteed by test in production.



<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> With a minimum of 200 mV.

<sup>4.</sup> The max. value may be exceeded if negative current is injected on adjacent pins.

Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

### **Output driving current**

The GPIOs (general purpose input/outputs) can sink or source up to  $\pm 8$  mA, and sink or source up to  $\pm 20$  mA with the non-standard  $V_{OL}/V_{OH}$  specifications given in *Table 44*.

In the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in Section 6.2:

- The sum of the currents sourced by all the I/Os on  $V_{DD}$ , plus the maximum Run consumption of the MCU sourced on  $V_{DD}$ , cannot exceed the absolute maximum rating  $I_{VDD(\Sigma)}$  (see *Table 12*).
- The sum of the currents sunk by all the I/Os on V<sub>SS</sub> plus the maximum Run consumption of the MCU sunk on V<sub>SS</sub> cannot exceed the absolute maximum rating I<sub>VSS(Σ)</sub> (see *Table 12*).

### **Output voltage levels**

Unless otherwise specified, the parameters given in *Table 44* are derived from tests performed under the conditions summarized in *Table 14*. All I/Os are CMOS and TTL compliant.

Unit Symbol **Parameter** Conditions Min Max  $V_{OL}^{\overline{(1)(2)}}$ Output low level voltage for an I/O pin 0.4  $I_{IO} = 8 \text{ mA}$  $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$  $V_{OH}^{(2)(3)}$ Output high level voltage for an I/O pin V<sub>DD</sub>-0.4  $V_{OL}^{(3)(4)}$ Output low level voltage for an I/O pin 0.45  $I_{IO}$  = 4 mA ٧ 1.65 V < V<sub>DD</sub> < 3.6 V V<sub>OH</sub> (3)(4) Output high level voltage for an I/O pin V<sub>DD</sub>-0.45  $V_{OL}^{(1)(4)}$ Output low level voltage for an I/O pin 1.3 I<sub>IO</sub> = 20 mA

Table 44. Output voltage characteristics

 $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ 

V<sub>DD</sub>-1.3

 $V_{OH}^{(3)(4)}$ 

4. Guaranteed by characterization results.

Output high level voltage for an I/O pin

577

The I<sub>IO</sub> current sunk by the device must always respect the absolute maximum rating specified in Table 12 and the sum of I<sub>IO</sub> (I/O ports and control pins) must not exceed I<sub>VSS</sub>.

<sup>2.</sup> Guaranteed by test in production.

<sup>3.</sup> The  $I_{IO}$  current sourced by the device must always respect the absolute maximum rating specified in Table 12 and the sum of  $I_{IO}$  (I/O ports and control pins) must not exceed  $I_{VDD}$ .

# Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 19* and *Table 45*, respectively.

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under the conditions summarized in *Table 14*.

Table 45. I/O AC characteristics<sup>(1)</sup>

OSPEEDRx [1:0] bit value <sup>(1)</sup>	Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit		
	f uo	Maximum frequency <sup>(3)</sup>	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$	-	400	kHz		
00	f <sub>max(IO)</sub> out	Maximum frequency.	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	400	NI IZ		
00	t <sub>f(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	625	ne		
	t <sub>r(IO)out</sub>	Output rise and fail time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	625	ns		
	£	Maximum fraguancy(3)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	2	NALI-		
01	f <sub>max(IO)out</sub>	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	1	MHz		
01	t <sub>f(IO)out</sub> t <sub>r(IO)out</sub>		C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	125	- ns		
			C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	250			
	F <sub>max(IO)out</sub>		Massimas market as as (3)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	10	MHz	
10		Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	2	IVIHZ		
10	t <sub>f(IO)out</sub>	Output vice and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	25			
	t <sub>r(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	125	ns		
	Г	Maximum frequency <sup>(3)</sup>	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	50	MHz		
44	F <sub>max(IO)out</sub>	waximum irequency(*)	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	8	IVITZ		
11	t <sub>f(IO)out</sub>	Output vice and fall time	C <sub>L</sub> = 30 pF, V <sub>DD</sub> = 2.7 V to 3.6 V	-	5			
	t <sub>r(IO)out</sub>	Output rise and fall time	C <sub>L</sub> = 50 pF, V <sub>DD</sub> = 1.65 V to 2.7 V	-	30			
-	t <sub>EXTIpw</sub>	Pulse width of external signals detected by the EXTI controller	-	8	-	ns		

The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the STM32L151xx, STM32L152xx and STM32L162xx reference manual for a description of GPIO Port configuration register.



<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> The maximum frequency is defined in Figure 19.




Figure 19. I/O AC characteristics definition

### 6.3.14 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R<sub>PU</sub> (see *Table 46*)

Unless otherwise specified, the parameters given in *Table 46* are derived from tests performed under the conditions summarized in *Table 14*.

**Symbol Parameter Conditions** Unit Min Тур Max NRST input low level V<sub>IL(NRST)</sub><sup>(1)</sup> 0.3 V<sub>DD</sub> voltage NRST input high  $V_{IH(NRST)}^{(1)}$ 0.39V<sub>DD</sub>+0.59 level voltage ٧  $I_{OL} = 2 \text{ mA}$  $2.7 \text{ V} < \text{V}_{DD} < 3.6 \text{ V}$ NRST output low  $V_{OL(NRST)}^{\phantom{(1)}(1)}$ 0.4 level voltage I<sub>OL</sub> = 1.5 mA 1.65 V < V<sub>DD</sub> < 2.7 V NRST Schmitt trigger  $V_{hys(NRST)}^{\phantom{(1)}(1)}$ 10%V<sub>DD</sub><sup>(2)</sup> mV voltage hysteresis Weak pull-up  $R_{PU}$  $V_{IN} = V_{SS}$ 25 45 65  $\mathsf{k}\Omega$ equivalent resistor(3) NRST input filtered  $V_{F(NRST)}^{(1)}$ 50 pulse NRST input not  $V_{NF(NRST)}^{(3)}$ 350 ns filtered pulse

Table 46. NRST pin characteristics

577

Guaranteed by design.

<sup>2.</sup> With a minimum of 200 mV.

<sup>3.</sup> The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

External reset circuit(1)

NRST(2)

RPU

Filter

STM32L1xx

ai17854t

Figure 20. Recommended NRST pin protection

- The reset network protects the device against parasitic resets. 0.1 uF capacitor must be placed as close as
  possible to the chip.
- The user must ensure that the level on the NRST pin can go below the V<sub>IL(NRST)</sub> max level specified in Table 46. Otherwise the reset will not be taken into account by the device.

### 6.3.15 TIM timer characteristics

The parameters given in the *Table 47* are guaranteed by design.

Refer to Section 6.3.13: I/O port characteristics for details on the input/output ction characteristics (output compare, input capture, external clock, PWM output).

Symbol	Parameter	Conditions	Min	Max	Unit
t	Timer resolution time	-	1	-	t <sub>TIMxCLK</sub>
t <sub>res(TIM)</sub>	Timer resolution time	f <sub>TIMxCLK</sub> = 32 MHz	31.25	-	ns
f	Timer external clock	-	0	f <sub>TIMxCLK</sub> /2	MHz
f <sub>EXT</sub>	frequency on CH1 to CH4	f <sub>TIMxCLK</sub> = 32 MHz	0	16	MHz
Res <sub>TIM</sub>	Timer resolution	-		16	bit
	16-bit counter clock	-	1	65536	t <sub>TIMXCLK</sub>
t <sub>COUNTER</sub>	period when internal clock is selected (timer's prescaler disabled)	f <sub>TIMxCLK</sub> = 32 MHz	0.0312	2048	μs
+	Maximum possible count	-	-	65536 × 65536	t <sub>TIMxCLK</sub>
t <sub>MAX_COUNT</sub>	I waxii iu iii possible coulit	f <sub>TIMxCLK</sub> = 32 MHz	-	134.2	s

Table 47. TIMx<sup>(1)</sup> characteristics

<sup>1.</sup> TIMx is used as a general term to refer to the TIM2, TIM3 and TIM4 timers.

#### 6.3.16 Communications interfaces

### I<sup>2</sup>C interface characteristics

The device  $I^2C$  interface meets the requirements of the standard  $I^2C$  communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and  $V_{DD}$  is disabled, but is still present.

The I<sup>2</sup>C characteristics are described in *Table 48*. Refer also to *Section 6.3.13: I/O port characteristics* for more details on the input/output ction characteristics (SDA and SCL).

Standard mode Fast mode I<sup>2</sup>C<sup>(1)(2)</sup>  $I^2C^{(1)(2)}$ **Symbol Parameter** Unit Min Max Min Max SCL clock low time 4.7 1.3  $t_{w(SCLL)}$ μs SCL clock high time 4.0 0.6 tw(SCLH) SDA setup time 250 100 t<sub>su(SDA)</sub> SDA data hold time  $3450^{(3)}$  $900^{(3)}$ t<sub>h(SDA)</sub>  $t_{r(SDA)}$ ns SDA and SCL rise time 1000 300 t<sub>r(SCL)</sub> t<sub>f(SDA)</sub> SDA and SCL fall time 300 300 t<sub>f(SCL)</sub> Start condition hold time 4.0 0.6 t<sub>h(STA)</sub> \_ Repeated Start condition μs 4.7 0.6 t<sub>su(STA)</sub> setup time Stop condition setup time 4.0 0.6 t<sub>su(STO)</sub> \_ μS Stop to Start condition time 4.7 t<sub>w(STO:STA)</sub> 1.3 μS (bus free) Capacitive load for each bus 400 400 pF  $C_b$ Pulse width of spikes that are suppressed by the 0 50<sup>(4)</sup> 0 50<sup>(4)</sup>  $t_{SP}$ ns analog filter

Table 48. I<sup>2</sup>C characteristics

4. The minimum width of the spikes filtered by the analog filter is above t<sub>SP(max)</sub>-

577

<sup>1.</sup> Guaranteed by design.

f<sub>PCLK1</sub> must be at least 2 MHz to achieve standard mode I<sup>2</sup>C frequencies. It must be at least 4 MHz to
achieve fast mode I<sup>2</sup>C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I<sup>2</sup>C fast
mode clock.

The maximum Data hold time has only to be met if the interface does not stretch the low period of SCL signal.




Figure 21. I<sup>2</sup>C bus AC waveforms and measurement circuit

- R<sub>S</sub> = series protection resistor.
- 2.  $R_P$  = external pull-up resistor.
- 3.  $V_{DD\_I2C}$  is the I2C bus power supply.
- Measurement points are done at CMOS levels: 0.3V<sub>DD</sub> and 0.7V<sub>DD</sub>.

Table 49. SCL frequency ( $f_{PCLK1}$ = 32 MHz,  $V_{DD} = V_{DD\_I2C} = 3.3 \text{ V}$ )<sup>(1)(2)</sup>

f. (kH-)	I2C_CCR value
f <sub>SCL</sub> (kHz)	R <sub>P</sub> = 4.7 kΩ
400	0x801B
300	0x8024
200	0x8035
100	0x00A0
50	0x0140
20	0x0320

- 1.  $R_P$  = External pull-up resistance,  $f_{SCL}$  =  $I^2C$  speed.
- 2. For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external components used to design the application.

#### **SPI** characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under the conditions summarized in *Table 14*.

Refer to Section 6.3.12: I/O current injection characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 50. SPI characteristics<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Max <sup>(2)</sup>	Unit
_		Master mode	-	16	
f <sub>SCK</sub> 1/t <sub>c(SCK)</sub>	SPI clock frequency	Slave mode	-	16	MHz
- C(SCK)		Slave transmitter	-	12 <sup>(3)</sup>	
t <sub>r(SCK)</sub> (2) t <sub>f(SCK)</sub> (2)	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	6	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t <sub>su(NSS)</sub>	NSS setup time	Slave mode	4t <sub>HCLK</sub>	-	
t <sub>h(NSS)</sub>	NSS hold time	Slave mode	2t <sub>HCLK</sub>	-	
t <sub>w(SCKH)</sub> <sup>(2)</sup> t <sub>w(SCKL)</sub> <sup>(2)</sup>	SCK high and low time	Master mode	t <sub>SCK</sub> /2-5	t <sub>SCK</sub> /2+3	
t <sub>su(MI)</sub> <sup>(2)</sup>	Data input setup time	Master mode	5	-	
t <sub>su(SI)</sub> <sup>(2)</sup>	Data input setup time	Slave mode	6	-	
t <sub>h(MI)</sub> <sup>(2)</sup>	Data input hold time	Master mode	5	-	ns
t <sub>h(SI)</sub> <sup>(2)</sup>	Data input hold time	Slave mode	5	-	
t <sub>a(SO)</sub> <sup>(4)</sup>	Data output access time	Slave mode	0	3t <sub>HCLK</sub>	
t <sub>v(SO)</sub> (2)	Data output valid time	Slave mode	-	33	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode	-	6.5	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode	17	-	
t <sub>h(MO)</sub> <sup>(2)</sup>	Data output hold time	Master mode	0.5	-	

<sup>1.</sup> The characteristics above are given for voltage range 1.

4. Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

577

<sup>2.</sup> Guaranteed by characterization results.

<sup>3.</sup> The maximum SPI clock frequency in slave transmitter mode is given for an SPI slave input clock duty cycle (DuCy(SCK)) ranging between 40 to 60%.






Figure 22. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .




Figure 24. SPI timing diagram - master mode<sup>(1)</sup>

1. Measurement points are done at CMOS levels:  $0.3V_{DD}$  and  $0.7V_{DD}$ .

57/

#### **USB** characteristics

The USB interface is USB-IF certified (full speed).

Table 51. USB startup time

Symbol	Parameter	Max	Unit
t <sub>STARTUP</sub> <sup>(1)</sup>	USB transceiver startup time	1	μs

<sup>1.</sup> Guaranteed by design.

Table 52. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. <sup>(1)</sup>	Max. <sup>(1)</sup>	Unit				
Input leve	Input levels								
V <sub>DD</sub>	USB operating voltage	-	3.0	3.6	V				
V <sub>DI</sub> <sup>(2)</sup>	Differential input sensitivity	I(USB_DP, USB_DM)	0.2	-					
V <sub>CM</sub> <sup>(2)</sup>	Differential common mode range	Includes V <sub>DI</sub> range	0.8	2.5	V				
V <sub>SE</sub> <sup>(2)</sup>	Single ended receiver threshold	-	1.3	2.0					
Output le	Output levels								
V <sub>OL</sub> <sup>(3)</sup>	Static output level low	$R_L$ of 1.5 k $\Omega$ to 3.6 $V^{(4)}$	-	0.3	V				
V <sub>OH</sub> <sup>(3)</sup>	Static output level high	$R_L$ of 15 kΩ to $V_{SS}^{(4)}$	2.8	3.6	ľ				

- 1. All the voltages are measured from the local ground potential.
- 2. Guaranteed by characterization results.
- 3. Guaranteed by test in production.
- 4.  $R_L$  is the load connected on the USB drivers.

Figure 25. USB timings: definition of data signal rise and fall time




Table 53. USB: full speed electrical characteristics

	Driver characteristics <sup>(1)</sup>								
Symbol	Parameter	Conditions	Min	Max	Unit				
t <sub>r</sub>	Rise time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns				
t <sub>f</sub>	Fall Time <sup>(2)</sup>	C <sub>L</sub> = 50 pF	4	20	ns				
t <sub>rfm</sub>	Rise/ fall time matching	t <sub>r</sub> /t <sub>f</sub>	90	110	%				
V <sub>CRS</sub>	Output signal crossover voltage		1.3	2.0	V				



DocID022799 Rev 13

95/136

- 1. Guaranteed by design.
- Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification - Chapter 7 (version 2.0).

#### **I2S** characteristics

Table 54. I2S characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>MCK</sub>	I2S Main Clock Output		256 x 8K	256xFs <sup>(1)</sup>	MHz
£	ICC aloak fraguanay	Master data: 32 bits	-	64xFs	MHz
f <sub>CK</sub>	I2S clock frequency	Slave data: 32 bits	-	64xFs	IVI□∠
D <sub>CK</sub>	I2S clock frequency duty cycle	Slave receiver, 48KHz	30	70	%
t <sub>r(CK)</sub>	I2S clock rise time	Capacitive load CL=30pF		8	
t <sub>f(CK)</sub>	I2S clock fall time	Capacitive load CL-30pr	-	8	
t <sub>v(WS)</sub>	WS valid time	Master mode	4	24	
t <sub>h(WS)</sub>	WS hold time	Master mode	0	-	
t <sub>su(WS)</sub>	WS setup time	Slave mode	15	-	
t <sub>h(WS)</sub>	WS hold time	Slave mode	0	-	
t <sub>su(SD_MR)</sub>	Data input setup time	Master receiver	8	-	
t <sub>su(SD_SR)</sub>	Data input setup time	Slave receiver	9	-	
t <sub>h(SD_MR)</sub>	Data input hold time	Master receiver	5	-	ns
t <sub>h(SD_SR)</sub>	Data input noid time	Slave receiver	4	-	
t <sub>v(SD_ST)</sub>	Data output valid time	Slave transmitter (after enable edge)	-	64	
t <sub>h(SD_ST)</sub>	Data output hold time	Slave transmitter (after enable edge)	22	-	
t <sub>v(SD_MT)</sub>	Data output valid time	Master transmitter (after enable edge)	-	12	
t <sub>h(SD_MT)</sub>	Data output hold time	Master transmitter (after enable edge)	8	-	

<sup>1.</sup> The maximum for 256xFs is 8 MHz

Note:

Refer to the I2S section of the product reference manual for more details about the sampling frequency (Fs),  $f_{MCK}$ ,  $f_{CK}$  and  $D_{CK}$  values. These values reflect only the digital peripheral behavior, source clock precision might slightly change them. DCK depends mainly on the ODD bit value, digital contribution leads to a min of (I2SDIV/(2\*I2SDIV+ODD) and a max of (I2SDIV+ODD)/(2\*I2SDIV+ODD). Fs max is supported for each mode/condition.

47/




Figure 26. I<sup>2</sup>S slave timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Measurement points are done at CMOS levels:  $0.3 \times V_{DD}$  and  $0.7 \times V_{DD}$ .
- 2. LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.




Figure 27. I<sup>2</sup>S master timing diagram (Philips protocol)<sup>(1)</sup>

- 1. Guaranteed by characterization results.
- LSB transmit/receive of the previously transmitted byte. No LSB transmit/receive is sent before the first byte.

5

# 6.3.17 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 56* are guaranteed by design.

# Table 55. ADC clock frequency

Symbol	Parameter		Conditions			Max	Unit	
				$V_{REF+} = V_{DDA}$		16		
IADO		Tange Ta 2	2.4 V ≤V <sub>DDA</sub> ≤3.6 V	$V_{REF+} < V_{DDA}$ $V_{REF+} > 2.4 V$		8	MHz	
	ADC clock frequency			V <sub>REF+</sub> < V <sub>DDA</sub> V <sub>REF+</sub> ≤2.4 V	0.480	4		
			1.8 V ≤V <sub>DDA</sub> ≤2.4 V	191/4/ 241	$V_{REF+} = V_{DDA}$		8	
				$V_{REF+} < V_{DDA}$		4		
			Voltage range 3			4		

### Table 56. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}$	Power supply	-	1.8	-	3.6	
V <sub>REF+</sub>	Positive reference voltage	-	1.8 <sup>(1)</sup>	-	$V_{DDA}$	V
V <sub>REF-</sub>	Negative reference voltage	-	-	V <sub>SSA</sub>	-	
I <sub>VDDA</sub>	Current on the V <sub>DDA</sub> input pin	-	-	1000	1450	^
I <sub>VREF</sub> <sup>(2)</sup>	Current on the V input pin	Peak	-	400	700	μA
VREF <sup>(-)</sup>	Current on the V <sub>REF</sub> input pin	Average	-	400	450	
V <sub>AIN</sub>	Conversion voltage range <sup>(3)</sup>	-	0 <sup>(4)</sup>	-	V <sub>REF+</sub>	V
	12-bit sampling rate	Direct channels	-	-	1	Mono
		Multiplexed channels	-	-	0.76	Msps
	40.17	Direct channels	-	-	1.07	- Msps - Msps
£	10-bit sampling rate	Multiplexed channels	-	-	0.8	
f <sub>S</sub>	O hit complies rate	Direct channels	-	-	1.23	
	8-bit sampling rate	Multiplexed channels	-	-	0.89	
	6 hit compling rate	Direct channels	-	-	1.45	Mana
	6-bit sampling rate	Multiplexed channels	-	-	1	Msps

57

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Direct channels 2.4 V ≤V <sub>DDA</sub> ≤3.6 V	0.25	-	-	
		Multiplexed channels 2.4 V ≤V <sub>DDA</sub> ≤3.6 V	0.56	-	-	
t <sub>S</sub> <sup>(5)</sup>	Sampling time	Direct channels 1.8 V ≤V <sub>DDA</sub> ≤2.4 V	0.56	-	-	μs
		Multiplexed channels 1.8 V ≤V <sub>DDA</sub> ≤2.4 V	1	-	-	
		-	4	-	384	1/f <sub>ADC</sub>
	Total conversion time	f <sub>ADC</sub> = 16 MHz	1	-	24.75	μs
t <sub>CONV</sub>	(including sampling time)	-		ampling ph		1/f <sub>ADC</sub>
(	Internal sample and hold	Direct channels	-	16	-	,r
$C_{ADC}$	capacitor	Multiplexed channels	-	10	-	pF
f	External trigger frequency	12-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>
f <sub>TRIG</sub>	Regular sequencer	6/8/10-bit conversions	-	-	Tconv	1/f <sub>ADC</sub>
f	External trigger frequency	12-bit conversions	-	-	Tconv+2	1/f <sub>ADC</sub>
f <sub>TRIG</sub>	Injected sequencer	6/8/10-bit conversions	-	-	Tconv+1	1/f <sub>ADC</sub>
R <sub>AIN</sub> <sup>(6)</sup>	Signal source impedance		-	-	50	kΩ
+	Injection trigger conversion	f <sub>ADC</sub> = 16 MHz	219	-	281	ns
t <sub>lat</sub>	latency	-	3.5	-	4.5	1/f <sub>ADC</sub>
t	Regular trigger conversion	f <sub>ADC</sub> = 16 MHz	156	-	219	ns
t <sub>latr</sub>	latency	-	2.5	-	3.5	1/f <sub>ADC</sub>
t <sub>STAB</sub>	Power-up time	-	-	-	3.5	μs

Table 56. ADC characteristics (continued)

- 2. The current consumption through VREF is composed of two parameters:
  - one constant (max 300 μA)
  - one variable (max 400  $\mu\text{A}),$  only during sampling time + 2 first conversion pulses

So, peak consumption is  $300+400 = 700 \,\mu\text{A}$  and average consumption is  $300 + [(4 \text{ sampling} + 2) / 16] \,\text{x} \,400 = 450 \,\mu\text{A}$  at 1Msps

- V<sub>REF+</sub> can be internally connected to V<sub>DDA</sub> and V<sub>REF-</sub> can be internally connected to V<sub>SSA</sub>, depending on the package. Refer to Section 4: Pin descriptions for further details.
- 4.  $V_{SSA}$  or  $V_{REF-}$  must be tied to ground.
- Minimum sampling time is reached for an external input impedance limited to a value as defined in Table 58: Maximum source impedance RAIN max.
- 6. External impedance has another high value limitation when using short sampling time as defined in *Table 58: Maximum source impedance RAIN max*.



The Vref+ input can be grounded if neither the ADC nor the DAC are used (this allows to shut down an external voltage reference).

Table 57. ADC accuracy<sup>(1)(2)</sup>

Symbol	Parameter	Test conditions	Min <sup>(3)</sup>	Тур	Max <sup>(3)</sup>	Unit
ET	Total unadjusted error		-	2	4	
EO	Offset error	2.4 V ≤V <sub>DDA</sub> ≤ 3.6 V	-	1	2	
EG	Gain error	2.4 V $\leq$ V <sub>REF+</sub> $\leq$ 3.6 V f <sub>ADC</sub> = 8 MHz, R <sub>AIN</sub> = 50 $\Omega$	-	1.5	3.5	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	1.7	3	
ENOB	Effective number of bits	0.4.4.6.4	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	$^{1}$ 2.4 V $\leq$ V <sub>DDA</sub> $\leq$ 3.6 V $^{1}$ V <sub>DDA</sub> $=$ V <sub>REF+</sub> $^{1}$ f <sub>ADC</sub> $=$ 16 MHz, R <sub>AIN</sub> $=$ 50 Ω	57.5	62	-	
SNR	Signal-to-noise ratio	T <sub>A</sub> = -40 to 105 ° C	57.5	62	-	dB
THD	Total harmonic distortion	- F <sub>input</sub> =10kHz	-	-70	-65	
ENOB	Effective number of bits	101/11/	9.2	10	-	bits
SINAD	Signal-to-noise and distortion ratio	$-1.8 \text{ V} \le \text{V}_{DDA} \le 2.4 \text{ V}$ $-1.8 \text{ V} \le \text{V}_{DDA} = \text{V}_{REF+}$ $-1.8 \text{ V} \le \text{V}_{REF+}$ $-1.8 \text{ V} \le \text{V}_{DDA} = \text{V}_{REF+}$ $-1.8 \text{ V} \le \text{V}_{DDA} \le 2.4 \text{ V}$ $-1.8 \text{ V} \le \text{V}_{DDA} \le 2.4 \text{ V}$ $-1.8 \text{ V} \le \text{V}_{DDA} = \text{V}_{REF+}$ $-1.8 \text{ V} \le \text{V}_{DDA} = \text{V}_{REF+}$	57.5	62	-	
SNR	Signal-to-noise ratio	T <sub>A</sub> = -40 to 105 ° C	57.5	62	-	dB
THD	Total harmonic distortion	- F <sub>input</sub> =10kHz	-	-70	-65	
ET	Total unadjusted error		-	4	6.5	
EO	Offset error	2.4 V ≤V <sub>DDA</sub> ≤ 3.6 V	-	2	4	
EG	Gain error	1.8 V $\leq$ V <sub>REF+</sub> $\leq$ 2.4 V f <sub>ADC</sub> = 4 MHz, R <sub>AIN</sub> = 50 Ω	-	4	6	LSB
ED	Differential linearity error	T <sub>A</sub> = -40 to 105 °C	-	1	2	
EL	Integral linearity error		-	1.5	3	
ET	Total unadjusted error		-	2	3	
EO	Offset error	1.8 V ≤V <sub>DDA</sub> ≤ 2.4 V	-	1	1.5	
EG	Gain error	1.8 V $\leq$ V <sub>REF+</sub> $\leq$ 2.4 V f <sub>ADC</sub> = 4 MHz, R <sub>AIN</sub> = 50 Ω	-	1.5	2	LSB
ED	Differential linearity error	$T_A = -40 \text{ to } 105 ^{\circ}\text{C}$	-	1	2	
EL	Integral linearity error		-	1	1.5	

<sup>1.</sup> ADC DC accuracy values are measured after internal calibration.

3. Guaranteed by characterization results.



ADC accuracy vs. negative injection current: Injecting a negative current on any analog input pins should be avoided as
this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to
add a Schottky diode (pin to ground) to analog pins which may potentially inject negative currents.
 Any positive injection current within the limits specified for I<sub>INJ(PIN)</sub> and ΣI<sub>INJ(PIN)</sub> in Section 6.3.12 does not affect the ADC
accuracy.





Figure 28. ADC accuracy characteristics

Figure 29. Typical connection diagram using the ADC



- Refer to Table 58: Maximum source impedance RAIN max for the value of R<sub>AIN</sub> and Table 56: ADC characteristics for the value of C<sub>ADC</sub>.
- C<sub>parasitic</sub> represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high C<sub>parasitic</sub> value will downgrade conversion accuracy. To remedy this, f<sub>ADC</sub> should be reduced.




Figure 30. Maximum dynamic current consumption on V<sub>REF+</sub> supply pin during ADC conversion

Table 58. Maximum source impedance R<sub>AIN</sub> max<sup>(1)</sup>

Ts (µs)	Multiplexed channels		Direct c	Ts (cycles) f <sub>ADC</sub> =16 MHz <sup>(2)</sup>	
	2.4 V < V <sub>DDA</sub> < 3.6 V	1.8 V < V <sub>DDA</sub> < 2.4 V	2.4 V < V <sub>DDA</sub> < 3.6 V 1.8 V < V <sub>DDA</sub> < 2		ADO
0.25	Not allowed	Not allowed	0.7	Not allowed	4
0.5625	0.8	Not allowed	2.0	1.0	9
1	2.0	0.8	4.0	3.0	16
1.5	3.0	1.8	6.0	4.5	24
3	6.8	4.0	15.0	10.0	48
6	15.0	10.0	30.0	20.0	96
12	32.0	25.0	50.0	40.0	192
24	50.0	50.0	50.0	50.0	384

<sup>1.</sup> Guaranteed by design.

### General PCB design guidelines

Power supply decoupling should be performed as shown in *Figure 12*. The applicable procedure depends on whether  $V_{REF+}$  is connected to  $V_{DDA}$  or not. The 100 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.

<sup>2.</sup> Number of samples calculated for  $f_{ADC}$  = 16 MHz. For  $f_{ADC}$  = 8 and 4 MHz the number of sampling cycles can be reduced with respect to the minimum sampling time Ts (µs),

# 6.3.18 DAC electrical specifications

Data guaranteed by design, unless otherwise specified.

Table 59. DAC characteristics

Symbol	Parameter	Co	onditions	Min	Тур	Max	Unit				
$V_{DDA}$	Analog supply voltage		-	1.8	-	3.6					
V <sub>REF+</sub>	Reference supply voltage	V <sub>REF+</sub> must always be below V <sub>DDA</sub>		1.8	-	3.6	٧				
V <sub>REF-</sub>	Lower reference voltage	-		-		-		,	V <sub>SSA</sub>		
. (1)	Current consumption on	No load, mid	No load, middle code (0x800)		130	220					
I <sub>DDVREF+</sub> <sup>(1)</sup>	$V_{REF+}$ supply $V_{REF+}$ = 3.3 V	No load, wor	rst code (0x000)	-	220	350					
. (1)	Current consumption on	No load, mid	dle code (0x800)	-	210	320	μA				
I <sub>DDA</sub> <sup>(1)</sup>	V <sub>DDA</sub> supply V <sub>DDA</sub> = 3.3 V	No load, wor	st code (0xF1C)	-	320	520					
D.	Pesistive load	DAC output	Connected to V <sub>SSA</sub>	5	-	-	kΩ				
R <sub>L</sub> Resistive load		buffer ON	Conected to V <sub>DDA</sub>	25	-	-	KS2				
C <sub>L</sub> <sup>(2)</sup>	Capacitive load	DAC output buffer ON		50	pF						
R <sub>O</sub>	Output impedance	DAC output	buffer OFF	12	16	20	kΩ				
	Voltage on DAC_OUT	DAC output	buffer ON	0.2	-	V <sub>DDA</sub> - 0.2	V				
V <sub>DAC_OUT</sub>	output	DAC output	buffer OFF	0.5	-	V <sub>REF+</sub> – 1LSB	mV				
DNL <sup>(1)</sup>	Differential non	C <sub>L</sub> ≤50 pF, F DAC output		-	1.5	3					
	linearity <sup>(3)</sup>	No $R_L$ , $C_L \le DAC$ output		-	1.5	3					
INL <sup>(1)</sup>	Integral non linearity <sup>(4)</sup>	C <sub>L</sub> ≤50 pF, F DAC output		-	2	4					
IINL' /	integral non linearity.	No R <sub>L</sub> , C <sub>L</sub> ≤50 pF DAC output buffer OFF		No $R_L$ , $C_L \le 50 \text{ pF}$	-	2	4	LSB			
O#5.54(1)	Offset error at code	C <sub>L</sub> ≤50 pF, F DAC output		-	±10	±25					
Offset <sup>(1)</sup>	0x800 <sup>(5)</sup>	No $R_L$ , $C_L \le DAC$ output		-	±5	±8					
Offset1 <sup>(1)</sup>	Offset error at code 0x001 <sup>(6)</sup>	No $R_L$ , $C_L \le DAC$ output		-	±1.5	±5					



Table 59. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
dOffset/dT <sup>(1)</sup>	Offset error temperature	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to 50 ° C DAC output buffer OFF	-20	-10	0	μV/°C
donsevar	coefficient (code 0x800)	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_{A} = 0$ to 50 ° C DAC output buffer ON	0	20	50	μν/ Ο
Gain <sup>(1)</sup>	Gain error <sup>(7)</sup>	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer ON	-	+0.1 / -0.2%	+0.2 / -0.5%	%
Gain	Gain error	No R <sub>L</sub> , C <sub>L</sub> $\leq$ 50 pF DAC output buffer OFF	-	+0 / -0.2%	+0 / -0.4%	70
dGain/dT <sup>(1)</sup>	Gain error temperature	$\begin{split} &V_{DDA} = 3.3V \\ &V_{REF+} = 3.0V \\ &T_{A} = 0 \text{ to } 50 ^{\circ}\text{C} \\ &DAC \text{ output buffer OFF} \end{split}$	-10	-2	0	μV/°C
dGain/dT(1)	coefficient	$V_{DDA} = 3.3V$ $V_{REF+} = 3.0V$ $T_A = 0$ to $50 ^{\circ}$ C DAC output buffer ON	-40	-8	0	μνισ
TUE <sup>(1)</sup>	Total unadjusted error	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$ DAC output buffer ON	-	12	30	LSB
TOE	Total unaujusteu erroi	No R <sub>L</sub> , C <sub>L</sub> $\leq$ 50 pF DAC output buffer OFF	-	8	12	LOB
tsettling	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	$C_L \le 50$ pF, $R_L \ge 5$ k $\Omega$	-	7	12	μs
Update rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-	1	Msps
t <sub>WAKEUP</sub>	Wakeup time from off state (setting the ENx bit in the DAC Control register) <sup>(8)</sup>	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	9	15	μs
PSRR+	V <sub>DDA</sub> supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$	-	-60	-35	dB

- 1. Data based on characterization results.
- 2. Connected between DAC\_OUT and VSSA.
- 3. Difference between two consecutive codes 1 LSB.



- 4. Difference between measured value at Code i and the value at Code i on a line drawn between Code 0 and last Code 4095.
- 5. Difference between the value measured at Code (0x800) and the ideal value =  $V_{REF+}/2$ .
- 6. Difference between the value measured at Code (0x001) and the ideal value.
- 7. Difference between ideal slope of the transfer function and measured slope computed from code 0x000 and 0xFFF when buffer is OFF, and from code giving 0.2 V and (V<sub>DDA</sub> 0.2) V when buffer is ON.
- 8. In buffered mode, the output can overshoot above the final value for low input code (starting from min value).




Figure 31. 12-bit buffered /non-buffered DAC

 The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC\_CR register.

# 6.3.19 Operational amplifier characteristics

Table 60. Operational amplifier characteristics

Symbol	Parameter		Condition <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit	
CMIR	Common mode inpu	Common mode input range		0	-	$V_{DD}$		
	Input offset voltage	Maximum calibration range	-	-	-	±15	mV	
VI <sub>OFFSET</sub>	input onset voltage	After offset calibration	-	-	-	±1.5	IIIV	
A)/I	Input offset voltage	Normal mode	-	-	-	±40	μV/°C	
$\Delta VI_{OFFSET}$	drift	Low-power mode	-	-	-	±80		
	Input current bias	Dedicated input		-	-	1		
I <sub>IB</sub>		General purpose input	75 °C	-	-	10	nA	
	Drive current	Normal mode	-	-	-	500		
ILOAD	Drive current	Low-power mode	-	-	-	100	μΑ	
	Canaumatian	Normal mode	No load,	-	100	220		
I <sub>DD</sub>	Consumption	Low-power mode	quiescent mode	-	30	60	μA	
CMDD	Common mode	Normal mode	-	-	-85	-	ЧD	
CMRR	rejection ration	Low-power mode	-	-	-90	-	- dB	



DocID022799 Rev 13

105/136

Table 60. Operational amplifier characteristics (continued)

Symbol	Par	ameter	Condition <sup>(1)</sup>	Min <sup>(2)</sup>	Тур	Max <sup>(2)</sup>	Unit
DCDD	Power supply	Normal mode	DC	-	-85	-	٩D
PSRR	rejection ratio	Low-power mode	DC	-	-90	-	dB
		Normal mode	V - 20 4 V	400	1000	3000	
CDW	Donadi vii dibb	Low-power mode	V <sub>DD</sub> >2.4 V	150	300	800	14117
GBW	Bandwidth	Normal mode	V <2.4.V	200	500	2200	kHZ
		Low-power mode	V <sub>DD</sub> <2.4 V	70	150	800	
		Normal mode	V <sub>DD</sub> >2.4 V (between 0.1 V and V <sub>DD</sub> -0.1 V)	-	700	-	
SR	Slew rate	Low-power mode	V <sub>DD</sub> >2.4 V	-	100	-	V/ms
		Normal mode	V -24V	-	300	-	
		Low-power mode	V <sub>DD</sub> <2.4 V	-	50	-	
AO	Open loop gain	Normal mode		55	100	-	dB
AO (	Open loop gain	Low-power mode		65	110	-	ив
D	Decistive lead	Normal mode	V<2.4.V	4	-	-	kO
$R_L$	Resistive load	Low-power mode	V <sub>DD</sub> <2.4 V	20	-	-	kΩ
C <sub>L</sub>	Capacitive load	•	-	-	-	50	pF
VOH <sub>SAT</sub>	High saturation	Normal mode		V <sub>DD</sub> - 100	-	-	
<b>3</b> 7 t.	voltage	Low-power mode	I <sub>LOAD</sub> = max or	V <sub>DD</sub> -50	-	-	mV
\/OI	Low saturation	Normal mode	R <sub>L</sub> = min	-	-	100	
VOL <sub>SAT</sub>	voltage	Low-power mode		-	-	50	
φm	Phase margin	•	-	-	60	-	٥
GM	Gain margin		-	-	-12	-	dB
t <sub>OFFTRIM</sub>	Offset trim time: during calibration, minimum time needed between two steps to have 1 mV accuracy		-	-	1	-	ms
+	Wakaun tima	Normal mode	$C_L \le 50 \text{ pf},$ $R_L \ge 4 \text{ k}\Omega$	-	10	-	II.E
t <sub>WAKEUP</sub>	Wakeup time	Low-power mode	$C_L \le 50 \text{ pf},$ $R_L \ge 20 \text{ k}\Omega$	-	30	-	μs

Operating conditions are limited to junction temperature (0 °C to 105 °C) when V<sub>DD</sub> is below 2 V. Otherwise to the full ambient temperature range (-40 °C to 85 °C, -40 °C to 105 °C).

577

<sup>2.</sup> Guaranteed by characterization results.

# **6.3.20** Temperature sensor characteristics

Table 61. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	TS ADC raw data acquired at temperature of 30 °C ±5 °C V <sub>DDA</sub> = 3 V ±10 mV	0x1FF8 00FA - 0x1FF8 00FB
TS_CAL2	TS ADC raw data acquired at temperature of 110 °C ±5 °C V <sub>DDA</sub> = 3 V ±10 mV	0x1FF8 00FE - 0x1FF8 00FF

**Table 62. Temperature sensor characteristics** 

Symbol	Parameter	Min	Тур	Max	Unit
T <sub>L</sub> <sup>(1)</sup>	V <sub>SENSE</sub> linearity with temperature	-	±1	<u>+2</u>	°C
Avg_Slope <sup>(1)</sup>	Average slope	1.48	1.61	1.75	mV/°C
V <sub>110</sub>	Voltage at 110°C ±5°C <sup>(2)</sup>	612	626.8	641.5	mV
I <sub>DDA(TEMP)</sub> <sup>(3)</sup>	Current consumption	-	3.4	6	μΑ
t <sub>START</sub> (3)	Startup time	-	-	10	
T <sub>S_temp</sub> <sup>(3)</sup>	ADC sampling time when reading the temperature	4	-	-	μs

- 1. Guaranteed by characterization results.
- 2. Measured at  $V_{DD}$  = 3 V ±10 mV. V110 ADC conversion result is stored in the TS\_CAL2 byte.
- 3. Guaranteed by design.

# 6.3.21 Comparator

Table 63. Comparator 1 characteristics

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65		3.6	V
R <sub>400K</sub>	R <sub>400K</sub> value	-	-	400	-	kΩ
R <sub>10K</sub>	R <sub>10K</sub> value	-	-	10	-	K22
V <sub>IN</sub>	Comparator 1 input voltage range	-	0.6	-	$V_{DDA}$	<b>V</b>
t <sub>START</sub>	Comparator startup time	-	-	7	10	He
td	Propagation delay <sup>(2)</sup>	-	-	3	10	μs
Voffset	Comparator offset	-	-	±3	±10	mV
d <sub>Voffset</sub> /dt	Comparator offset variation in worst voltage stress conditions	$V_{DDA} = 3.6 \text{ V}$ $V_{IN+} = 0 \text{ V}$ $V_{IN-} = V_{REFINT}$ $T_A = 25 ^{\circ} \text{ C}$	0	1.5	10	mV/1000 h
I <sub>COMP1</sub>	Current consumption <sup>(3)</sup>	-	-	160	260	nA



DocID022799 Rev 13

107/136

- 1. Guaranteed by characterization results.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 64. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max <sup>(1)</sup>	Unit
$V_{DDA}$	Analog supply voltage	-	1.65	-	3.6	V
V <sub>IN</sub>	Comparator 2 input voltage range	-	0	-	$V_{DDA}$	V
+	Comparator startun tima	Fast mode	-	15	20	
t <sub>START</sub>	Comparator startup time	Slow mode	-	20	25	
4	Propagation delay <sup>(2)</sup> in slow mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	1.8	3.5	
t <sub>d slow</sub>	Propagation delay. 7 in slow mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	2.5	6	μs
4	Propagation delay <sup>(2)</sup> in fast mode	1.65 V ≤V <sub>DDA</sub> ≤2.7 V	-	0.8	2	
t <sub>d fast</sub>	Propagation delay 7 in last mode	2.7 V ≤V <sub>DDA</sub> ≤3.6 V	-	1.2	4	
V <sub>offset</sub>	Comparator offset error		-	±4	±20	mV
dThreshold/ dt	Threshold voltage temperature coefficient	$\begin{split} &V_{DDA} = 3.3V \\ &T_A = 0 \text{ to } 50 \text{ °C} \\ &V\text{-} = &V_{REFINT}, \\ &3/4 \text{ $V_{REFINT},$} \\ &1/2 \text{ $V_{REFINT},$} \\ &1/4 \text{ $V_{REFINT},$} \\ \end{split}$	-	15	100	ppm /°C
1	Current concumption(3)	Fast mode	-	3.5	5	
I <sub>COMP2</sub>	Current consumption <sup>(3)</sup>	Slow mode	-	0.5	2	μA

<sup>1.</sup> Guaranteed by characterization results.

577

<sup>2.</sup> The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.

<sup>3.</sup> Comparator consumption only. Internal reference voltage (necessary for comparator operation) is not included.

## 6.3.22 LCD controller

The device embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the  $V_{DD}$  voltage. An external capacitor  $C_{ext}$  must be connected to the  $V_{LCD}$  pin to decouple this converter.

Table 65. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V <sub>LCD</sub>	LCD external voltage	-	-	3.6	
V <sub>LCD0</sub>	LCD internal reference voltage 0	-	2.6	-	
V <sub>LCD1</sub>	LCD internal reference voltage 1	-	2.73	-	
V <sub>LCD2</sub>	LCD internal reference voltage 2	-	2.86	-	
V <sub>LCD3</sub>	LCD internal reference voltage 3	-	2.98	-	V
V <sub>LCD4</sub>	LCD internal reference voltage 4	-	3.12	-	
V <sub>LCD5</sub>	LCD internal reference voltage 5	-	3.26	-	
V <sub>LCD6</sub>	LCD internal reference voltage 6	-	3.4	-	
V <sub>LCD7</sub>	LCD internal reference voltage 7	-	3.55	-	
C <sub>ext</sub>	V <sub>LCD</sub> external capacitance	0.1	-	2	μF
. (1)	Supply current at V <sub>DD</sub> = 2.2 V	-	3.3	-	
I <sub>LCD</sub> <sup>(1)</sup>	Supply current at V <sub>DD</sub> = 3.0 V	-	3.1	-	μA
R <sub>Htot</sub> <sup>(2)</sup>	Low drive resistive network overall value	5.28	6.6	7.92	МΩ
R <sub>L</sub> <sup>(2)</sup>	High drive resistive network total value	192	240	288	kΩ
V <sub>44</sub>	Segment/Common highest level voltage	-	-	$V_{LCD}$	V
V <sub>34</sub>	Segment/Common 3/4 level voltage	-	3/4 V <sub>LCD</sub>	-	
V <sub>23</sub>	Segment/Common 2/3 level voltage	-	2/3 V <sub>LCD</sub>	-	
V <sub>12</sub>	Segment/Common 1/2 level voltage	-	1/2 V <sub>LCD</sub>	-	V
V <sub>13</sub>	Segment/Common 1/3 level voltage	-	1/3 V <sub>LCD</sub>	-	V
V <sub>14</sub>	Segment/Common 1/4 level voltage	-	1/4 V <sub>LCD</sub>	-	
V <sub>0</sub>	Segment/Common lowest level voltage	0	-	-	
ΔVxx <sup>(3)</sup>	Segment/Common level voltage error T <sub>A</sub> = -40 to 105 °C	-	-	± 50	mV

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected.



<sup>2.</sup> Guaranteed by design.

<sup>3.</sup> Guaranteed by characterization results.

#### **Package information** 7

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package 7.1 information




Figure 32. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 66. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data


Symbol	millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571

Table 66. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data (continued)

Symbol		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
b	0.170	0.220	0.270	0.0067	0.0087	0.0106	
С	0.090	-	0.200	0.0035	-	0.0079	
D	15.800	16.000	16.200	0.6220	0.6299	0.6378	
D1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
D3	-	12.000	-	-	0.4724	-	
E	15.800	16.000	16.200	0.6220	0.6299	0.6378	
E1	13.800	14.000	14.200	0.5433	0.5512	0.5591	
E3	-	12.000	-	-	0.4724	-	
е	-	0.500	-	-	0.0197	-	
L	0.450	0.600	0.750	0.0177	0.0236	0.0295	
L1	-	1.000	-	-	0.0394	-	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°	
ccc	-	-	0.080	-	-	0.0031	

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 33. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package recommended footprint




1. Dimensions are in millimeters.

### LQFP100 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 34. LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package top view example



Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

### 7.2 LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package information

SEATING PLANE С 0.25 mm GAUGE PLANE □ ccc C D1 D3 33 32 E3 П п PIN 1 IDENTIFICATION 5W\_ME\_V3

Figure 35. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline

1. Drawing is not to scale.

Table 67. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data

					inches <sup>(1)</sup>	
Symbol		millimeters		inches		
Cymbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	-	12.000	-	-	0.4724	-
D1	-	10.000	-	-	0.3937	-
D3	-	7.500	-	-	0.2953	-
E	-	12.000	-	-	0.4724	-
E1	-	10.000	-	-	0.3937	-



DocID022799 Rev 13


113/136

Table 67. LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data (continued)

Symbol		millimeters		inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max
E3	-	7.500	-	-	0.2953	-
е	-	0.500	-	-	0.0197	-
K	0°	3.5°	7°	0°	3.5°	7°
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
ccc	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 36. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package recommended footprint



1. Dimensions are in millimeters.


47/

### LQFP64 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 37. LQFP64 10 x 10 mm, 64-pin low-profile quad flat package top view example



<sup>1.</sup> Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

# 7.3 LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package information




Figure 38. LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline

1. Drawing is not to scale.

57/

Table 68. LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data

Symbol		millimeters		1	inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.600	-	-	0.0630
A1	0.050	-	0.150	0.0020	-	0.0059
A2	1.350	1.400	1.450	0.0531	0.0551	0.0571
b	0.170	0.220	0.270	0.0067	0.0087	0.0106
С	0.090	-	0.200	0.0035	-	0.0079
D	8.800	9.000	9.200	0.3465	0.3543	0.3622
D1	6.800	7.000	7.200	0.2677	0.2756	0.2835
D3	-	5.500	-	-	0.2165	-
Е	8.800	9.000	9.200	0.3465	0.3543	0.3622
E1	6.800	7.000	7.200	0.2677	0.2756	0.2835
E3	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
L	0.450	0.600	0.750	0.0177	0.0236	0.0295
L1	-	1.000	-	-	0.0394	-
k	0°	3.5°	7°	0°	3.5°	7°
ccc	-	-	0.080	-		0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

9.70 5.80 7.30 0.20 9.70 ai14911d

Figure 39. LQFP48 recommended footprint

1. Dimensions are in millimeters.

577

### LQFP48 device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 40. LQFP48 package top view example

57/

<sup>1.</sup> Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

# 7.4 UFQFPN48 7 x 7 mm, 0.5 mm pitch, package information

Pin 1 identifier laser marking area D Seating b Detail Y D Exposed pad D2 area C 0.500x45° R 0.125 typ. Detail Z E2 A0B9 ME V3

Figure 41. UFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline

- 1. Drawing is not to scale.
- 2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
- There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 69. UFQFPN48 – ultra thin fine pitch quad flat pack no-lead 7 × 7 mm, 0.5 mm pitch package mechanical data

Complete al		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
T	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
е	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

7.30 -6.20 5.60 7.30 5.80 0.75 0.55 A0B9\_FP\_V2

Figure 42. UFQFPN48 recommended footprint

Dimensions are in millimeters.

### **UFQFPN48** device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 43. UFQFPN48 package top view example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

# 7.5 UFBGA100, 7 x 7 mm, 100-ball ultra thin, fine pitch ball grid array package information

Z Seating plane  $\triangle$  ddd Z A3 A2 A1 A E1 X A1 ball A1 ball identifier index area Ε \$\ddots\$0000000\dots\$ 00000000000 00000 00000 000 000 000 000 00 00 D1 D 00 00 000 000 000 000 00000 00000 000000000000 Μ 000000000000 12 Øb (100 balls) **TOP VIEW BOTTOM VIEW** ⊕ Ø eee Ø Z Y X Ø fff Ø Z A0C2\_ME\_V4

Figure 44. UFBGA100, 7 x 7 mm, 0.5 mm pitch package outline

1. Drawing is not to scale.

Table 70. UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data

Symbol		millimeters			inches <sup>(1)</sup>		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.460	0.530	0.600	0.0181	0.0209	0.0236	
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043	
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197	
A3	0.080	0.130	0.180	0.0031	0.0051	0.0071	
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146	
b	0.200	0.250	0.300	0.0079	0.0098	0.0118	
D	6.950	7.000	7.050	0.2736	0.2756	0.2776	
D1	5.450	5.500	5.550	0.2146	0.2165	0.2185	
Е	6.950	7.000	7.050	0.2736	0.2756	0.2776	
E1	5.450	5.500	5.550	0.2146	0.2165	0.2185	
е	-	0.500	-	-	0.0197	-	
F	0.700	0.750	0.800	0.0276	0.0295	0.0315	
ddd	-	-	0.100	-	-	0.0039	

DocID022799 Rev 13

Table 70. UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data (continued)

Symbol	millimeters				inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 45. UFBGA100, 7 x 7 mm, 0.5 mm pitch, package recommended footprint




Table 71. UFBGA100, 7 x 7 mm, 0.50 mm pitch, recommended PCB design rules

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm



### **UFBGA100** device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 46. UFBGA100, 7 x 7 mm, 0.5 mm pitch, package top view example

57/

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

# 7.6 WLCSP63, 0.400 mm pitch wafer level chip size package information




Figure 47. WLCSP63, 0.400 mm pitch wafer level chip size package outline

1. Drawing is not to scale.

Table 72. WLCSP63, 0.400 mm pitch wafer level chip size package mechanical data

Comple al		millimeters			inches <sup>(1)</sup>	
Symbol	Min	Тур	Max	Min	Тур	Max
А	0.540	0.570	0.600	0.0213	0.0224	0.0236
A1	-	0.190	-	-	0.0075	-
A2	-	0.380	-	-	0.0150	-
A3	-	0.025	-	-	0.0010	-
Øb	0.240	0.270	0.300	0.0094	0.0106	0.0118
D	3.193	3.228	3.263	0.1257	0.1271	0.1285
E	4.129	4.164	4.199	0.1626	0.1639	0.1653
е	-	0.400	-	-	0.0157	-
e1	-	2.400	-	-	0.0945	-
e2	-	3.200	-	-	0.1260	-
F	-	0.414	-	-	0.0163	-
G	-	0.482	-		0.0190	-
aaa	-	-	0.100	-	-	0.0039
bbb	-	-	0.100	-	-	0.0039
ccc	-	-	0.100	-	-	0.0039
ddd	-	-	0.050	-	-	0.0020
eee	-	-	0.050	-	-	0.0020

<sup>1.</sup> Values in inches are converted from mm and rounded to 4 decimal digits.

### WLCSP63 device marking

The following figure gives an example of topside marking orientation versus ball A1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.




Figure 48. WLCSP63 device marking example

Parts marked as ES or E or accompanied by an engineering sample notification letter are not yet qualified
and therefore not approved for use in production. ST is not responsible for any consequences resulting
from such use. In no event will ST be liable for the customer using any of these engineering samples in
production. ST's Quality department must be contacted prior to any decision to use these engineering
samples to run a qualification activity.

## 7.7 Thermal characteristics

The maximum chip-junction temperature,  $T_J$  max, in degrees Celsius, may be calculated using the following equation:

 $T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$ 

### Where:

- T<sub>A</sub> max is the maximum ambient temperature in °C,
- Θ<sub>JA</sub> is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D$  max is the sum of  $P_{INT}$  max and  $P_{I/O}$  max ( $P_D$  max =  $P_{INT}$  max +  $P_{I/O}$ max),
- P<sub>INT</sub> max is the product of I<sub>DD</sub> and V<sub>DD</sub>, expressed in Watts. This is the maximum chip internal power.

P<sub>I/O</sub> max represents the maximum power dissipation on output pins where:

$$\mathsf{P}_{\mathsf{I/O}} \; \mathsf{max} = \Sigma \; (\mathsf{V}_{\mathsf{OL}} \times \mathsf{I}_{\mathsf{OL}}) + \Sigma ((\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{OH}}) \times \mathsf{I}_{\mathsf{OH}}),$$

taking into account the actual  $V_{OL}$  /  $I_{OL}$  and  $V_{OH}$  /  $I_{OH}$  of the I/Os at low and high level in the application.

**Symbol Parameter** Value Unit Thermal resistance junction-ambient 59 UFBGA100 - 7 x 7 mm Thermal resistance junction-ambient 43 LQFP100 - 14 x 14 mm / 0.5 mm pitch Thermal resistance junction-ambient 46 LQFP64 - 10 x 10 mm / 0.5 mm pitch °C/W  $\Theta_{\mathsf{IA}}$ Thermal resistance junction-ambient 49 WLCSP63 - 0.400 mm pitch Thermal resistance junction-ambient 55 LQFP48 - 7 x 7 mm / 0.5 mm pitch Thermal resistance junction-ambient 33 UFQFPN48 - 7 x 7 mm / 0.5 mm pitch

Table 73. Thermal characteristics






Figure 49. Thermal resistance suffix 6






### 7.7.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

## 8 Part numbering

Table 74. STM32L151xC and STM32L152xC ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the nearest ST sales office.

DocID022799 Rev 13

130/136

# 9 Revision History

**Table 75. Document revision history** 

Date	Revision	Changes
21-Feb-2012	1	Initial release.
12-Oct-2012	2	Added WLCSP63 package.  Updated Figure 1: Ultra-low-power STM32L162xC block diagram.  Changed maximum number of touch sensing channels to 34, and updated Table 2: Ultralow power STM32L15xxC device features and peripheral counts.  Added Table 4: Functionalities depending on the working mode (from Run/active down to standby), and Table 3: ange depending on dynamic voltage scaling.  Updated Section 3.10: ADC (analog-to-digital converter) to add Section 3.10.1: Temperature sensor and Section 3.10.2: Internal voltage reference (VREFINT).  Updated Figure 3: STM32L162VC LQFP100 pinout.  Table 10: STM32L15xxC pin definitions: updated name of reference manual in footnote 5.  Changed I2C1_SMBAI into I2C1_SMBA in Table 10: STM32L15xxC pin definitions.  Modified PB10/11/12 for AFIO4 alternate function, and replaced LBAR by NADV for AFIO12 in Table 10: Alternate function input/output.  Removed caution note below Figure 8: Power supply scheme.  Added Note 2 in Table 15: Embedded reset and power control block characteristics.  Updated Table 14: General operating conditions.  Updated Table 22: Typical and maximum current consumptions in Stop mode and added Note 6. Updated Table 23: Typical and maximum current consumptions in Standby mode. Updated two table 26: Peripheral current consumption.  Updated Table 26: Peripheral current consumption.  Updated Table 60: SPI characteristics, added Note 1 and Note 3, and applied Note 2 to tr(SCK), tr(SCK), tr(SCKH), tr(SCKL), tr(



Table 75. Document revision history (continued)

Date	Revision	Changes
01-Feb-2013	3	Removed AHB1/AHB2 and corrected typo on APB1/APB2 in:Figure 1:  Ultra-low-power STM32L162xC block diagram  Updated "OP amp" line in Table 4: Functionalities depending on the working mode (from Run/active down to standby)  Added IWDG and WWDG rows in Table 4: Functionalities depending on the working mode (from Run/active down to standby)  Updated address range in Table 7: Internal voltage reference measured values  The comment "HSE = 16 MHz(2) (PLL ON for fHCLK above 16 MHz)" replaced by "fHSE = fHCLK up to 16 MHz included, fHSE = fHCLK/2 above 16 MHz (PLL ON)(2)" in table Table 27: Current consumption in Sleep mode  replaced pin names D7,C7,C6,C8,B8,A8 respectively by D11,D10,C12,B12,A12,A11 in column UFBGA100 of Table 9: STM32L15xxC pin definitions  Added part number STM32L151CC in Table 1: Device summary Updated Stop mode current to 1.5 μA in Ultra-low-power platform
		Updated entire Section 7: Package information
02-Sep-2013	4	Removed UFBGA132 and LQFP144 packages Removed first sentence in Section: I2C interface characteristics Added Section Table 5.: V <sub>LCD</sub> rail decoupling Added VRAIL functions in Table 9: STM32L15xxC pin definitions Updated PH0-OSC_IN and PH1-OSC_OUT type in Table 9: STM32L15xxC pin definitions. Added Table 6.1.7: Optional LCD power supply scheme. Updated consumption data in Table 6.3.4: Supply current characteristics Updated Table 7: Pin loading conditions Updated Table 8: Pin input voltage Updated Table 15: Typical application with a 32.768 kHz crystal Updated Table 25: Recommended NRST pin protection Table 26: I <sup>2</sup> C bus AC waveforms and measurement circuitUpdated Table 35: Typical connection diagram using the ADC and definition of symbol "RAIN" in Table 77: ADC characteristics Updated dThreshold/dt conditions in Table 85: Comparator 2 characteristics. Updated Table 49: Thermal resistance suffix 6. Added D2 and E2 in Table 69: UFQFPN48 – ultra thin fine pitch quad flat pack no-lead 7 × 7 mm, 0.5 mm pitch package mechanical data Fixed columns inversion in Table 67: LQFP64, 10 x 10 mm 64-pin low- profile quad flat package mechanical data and Table 70: UFBGA100, 7 x 7 mm, 0.5 mm pitch package mechanical data



Table 75. Document revision history (continued)

Date	Revision	Changes
		Updated Section 3.15: Touch sensing.
		Added V <sub>DD</sub> = 1.71 to 1.8 V operating power supply range in <i>Table 4:</i> Functionalities depending on the working mode (from Run/active down to standby)
		Renamed "I/O Level" to "I/O structure" in <i>Table 9: STM32L15xxC pin definitions</i> , added the I/O structure for PC14, PC15, PC3, PH0, PH1, PA3, PA4, PA5, PB0, PE7, PE8, PE9, PE10, NRST and BOOT0
		Updated Table 10: Voltage characteristics added row
		Updated <i>Table 11: Current characteristics</i> replaced with the one inside STM32L15xxBxxA datasheet.
		Updated <i>Table 13: General operating conditions</i> , footnote and added row.
		Updated Table 15: Embedded internal reference voltage calibration values and moved inside Section 6.3.3: Embedded internal reference voltage
		Updated Section 6.3.4: Supply current characteristics.
		Updated Table 19: Current consumption in Run mode, code with data processing running from Flash.
		Updated Table 22: Current consumption in Run mode, code with data processing running from RAM.
		Created Section 6.3.5: Wakeup time from low-power mode
		Updated Table 38: High-speed external user clock characteristics.
12-Nov-2013	5	Moved Figure 12: High-speed external clock source AC timing diagram after Table 38: High-speed external user clock characteristics.
		Updated Table 40: HSE oscillator characteristics.
		Updated Section 6.3.12: Electrical sensitivity characteristics (title).
		Updated Section 6.3.13: I/O current injection characteristics.
		Updated <i>Table 61: I/O current injection susceptibility</i> and added footnote.
		Updated Table 63: I/O static characteristics
		Updated Section 6.3.15: NRST pin characteristics.
		Updated Table 77: ADC characteristics.
		Added footnote <sup>(5)</sup> and <sup>(6)</sup> in <i>Table 77: ADC characteristics</i>
		Updated THD values and added 4 more rows ENOB, SINAD, SNR, THD in <i>Table 78: ADC accuracy</i>
		Updated "SDA data hold time" and "SDA and SCL rise time" values and added "Pulse width of spikes that are suppressed by the analog filter" row in <i>Table 68: I<sup>2</sup>C characteristics</i>
		Updated direct channels VDDA range in <i>Table 79:</i> $R_{AIN}$ max for $f_{ADC}$ = 16 MHz
		Moved <i>Table 82: Temperature sensor calibration values</i> and moved inside <i>Section 6.3.23: Temperature sensor characteristics</i>
		Updated I <sub>DD</sub> (WU from Standby) unit in <i>Table 31: Typical and maximum current consumptions in Standby mode.</i>
		Updated Table 67: LQFP64, 10 x 10 mm 64-pin low-profile quad flat package mechanical data
		Updated Chapter 8: Part numbering (title).



Table 75. Document revision history (continued)

Date	Revision	Changes
09-Dec-2013	6	Apply footnote 1 also to VDD= 1.8 to 2.0 V in <i>Table 2: Functionalities depending on the operating power supply range</i> .  Updated I <sub>inj</sub> pin in <i>Table 11: Current characteristics</i> .  Added Input Voltage in <i>Table 13: General operating conditions</i> .  Updated Input leakage current conditions in <i>Table 63: I/O static characteristics</i> Removed minimum value for f <sub>S</sub> in <i>Table 77: ADC characteristics</i> .  Removed Fi <sub>nput</sub> for ENOB,SINAD,SNR,THD in <i>Table 78: ADC accuracy</i> .  Added tolerance for TS_CAL1 and TS_CAL2 in <i>Table 82: Temperature sensor calibration values</i> .
13-Mar-2014	7	Updated Section 3.7: Memories, Table 33: Peripheral current consumption: updated Flash value, Table 61: I/O current injection susceptibility, Table 63: I/O static characteristics:added BOOT0 pin Table 66: NRST pin characteristics, Chapter 2.2: Ultra-low-power device continuum. removed figures "Power supply and reference decoupling (V <sub>REF+</sub> not connected to V <sub>DDA</sub> ) and "Power supply and reference decoupling(V <sub>REF+</sub> connected to V <sub>DDA</sub> ). Updated Table 19: Current consumption in Run mode, code with data processing running from Flash Updated Section 6.3.1: General operating conditions. Updated Table 80: DAC characteristics Added marking for LQFP48/UFQFPN48 packages Updated Table 66: NRST pin characteristics Updated Table 63: I/O static characteristics
16-May-2014	8	Updated I <sub>IO</sub> in <i>Table 12: Current characteristics</i> .  Updated conditions in <i>Table 44: Output voltage characteristics</i> .  Removed note 4 in <i>Table 62: Temperature sensor characteristics</i> Updated the conditions in <i>Table 26: Low-power mode wakeup timings</i> .  Removed ambiguity of "ambient temperature" in the electrical characteristics description.
13-Oct-2014	9	Updated Section 3.17: Communication interfaces putting I2S characteristics inside.  Updated DMIPS features in cover page and Section 2: Description.  Updated max temperature at 105°C instead of 85°C in the whole datasheet.  Updated current consumption in Table 20: Current consumption in Sleep mode.  Updated Table 25: Peripheral current consumption with new measured current values.  Updated Table 58: Maximum source impedance RAIN max adding note 2.
06-Mar-2015	10	Updated Section 7: Package information with new package device marking. Updated Figure 9: Memory map.



Table 75. Document revision history (continued)

Date	Revision	Changes
20-Aug-2015	11	Updated <i>Table 17: Embedded internal reference voltage</i> temperature coefficient at 100ppm/°C and table footnote 3: "guaranteed by design" changed by "guaranteed by characterization results".  Updated <i>Table 64: Comparator 2 characteristics</i> new maximum threshold voltage temperature coefficient at 100ppm/°C.
10-Mar-2016	12	Updated cover page putting eight SPIs in the peripheral communication interface list.  Updated Table 2: Ultra-low-power STM32L151xC and STM32L152xC device features and peripheral counts SPI and I2S lines.  Updated Table 40: ESD absolute maximum ratings CDM class.  Updated all the notes, removing 'not tested in production'.  Updated thermal resistance for UFQFPN48 to value of 33 °C/W.  Updated Table 11: Voltage characteristics adding note about V <sub>REF-</sub> pin.  Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby) LSI and LSE functionalities putting "Y" in Standby mode.  Removed note 1 below Figure 2: Clock tree.
25-Aug-2017	13	Updated Table 43: I/O static characteristics pull-up and pull-down values.  Updated Table 46: NRST pin characteristics pull-up values.  Updated Section 7: Package information adding information about other optional marking or inset/upset marks.  Updated note 1 below all the package device marking figures.  Updated Section 7: Package information replacing "Marking of engineering samples" by "device marking".  Updated Nested vectored interrupt controller (NVIC) in Section 3.2: ARM® Cortex®-M3 core with MPU about process state automatically saved.  Updated Table 3: Functionalities depending on the operating power supply range removing I/O operation column and adding note about GPIO speed.  Updated Table 42: I/O current injection susceptibility note by 'injection is not possible'.  Updated Figure 20: Recommended NRST pin protection note about the 0.1uF capacitor.  Updated Table 59: DAC characteristics resistive load.  Updated Section 3.1: Low-power modes Low-power run mode (MSI) RC oscillator clock.  Updated Table 5: Functionalities depending on the working mode (from Run/active down to standby) disabling I2C functionality in Low-power Run and Low-power Sleep modes.



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

577

136/136