# ANALOG DEVICES

# 1 pC Charge Injection, 100 pA Leakage CMOS $\pm 5$ V/5 V/3 V 4-Channel Multiplexer

#### FEATURES

1 pC Charge Injection (Over the Full Signal Range)  $\pm 2.7$  V to  $\pm 5.5$  V Dual Supply 2.7 V to 5.5 V Single Supply Temperature Range:  $-40^{\circ}$ C to  $+125^{\circ}$ C 100 pA Max @ 25^{\circ}C Leakage Currents 85  $\Omega$  Typ On Resistance Rail-to-Rail Operation Fast Switching Times Typical Power Consumption (<0.1  $\mu$ W) TTL/CMOS Compatible Inputs 14-Lead TSSOP Package

#### APPLICATIONS

Automatic Test Equipment Data Acquisition Systems Battery-Powered Instruments Communication Systems Sample and Hold Systems Remote-Powered Equipment Audio and Video Signal Routing Relay Replacement Avionics

#### **GENERAL DESCRIPTION**

The ADG604 is a CMOS analog multiplexer, comprising four single channels. It operates from a dual supply of  $\pm 2.7$  V to  $\pm 5.5$  V, or from a single supply of 2.7 V to 5.5 V.

The ADG604 switches one of four inputs to a common output, D, as determined by the 3-bit binary address lines, A0, A1, and EN. A Logic "0" on the EN pin disables the device.

The ADG604 offers ultralow charge injection of  $\pm 1.5$  pC over the entire signal range and leakage currents of 10 pA typical at 25°C. It offers on resistance of 85  $\Omega$  typ, which is matched to within 2  $\Omega$  between channels. The ADG604 also has low power dissipation yet gives high switching speeds. The ADG604 is available in a 14-lead TSSOP package.

#### **PRODUCT HIGHLIGHTS**

- 1. Ultralow Charge Injection (Q<sub>INJ</sub>: ±1.5 pC Typ over the Full Signal Range)
- 2. Leakage Current <0.5 nA max @ 85°C
- 3. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or Single 2.7 V to 5.5 V Supply
- 4. Fully Specified to 125°C
- 5. Small 14-Lead TSSOP Package

#### REV. A

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2018 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

FUNCTIONAL BLOCK DIAGRAM

**ADG604** 

# ADG604-SPECIFICATIONS

**DUAL SUPPLY**<sup>1</sup> ( $V_{DD} = +5 V \pm 10\%$ ,  $V_{SS} = -5 V \pm 10\%$ , GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH Analog Signal Range			V <sub>SS</sub> to V <sub>DD</sub>	v	
On Resistance (R <sub>ON</sub> )	85 115	140	160	Ω Typ Ω Max	$V_{DD} = +4.5 V, V_{SS} = -4.5 V$ $V_S = \pm 3 V, I_S = -1 mA,$ Test Circuit 1
On Resistance Match Between Channels ( $\Delta R_{ON}$ )	2	110	100	ΩТур	$V_S = \pm 3 V$ , $I_S = -1 mA$
On-Resistance Flatness (R <sub>FLAT(ON)</sub> )	4 25	5.5	6.5	$\Omega$ Max $\Omega$ Typ	$V_{S} = \pm 3 V, I_{S} = -1 mA$
	40	55	60	Ω Max	
LEAKAGE CURRENTS Source OFF Leakage I <sub>S</sub> (OFF)	$\pm 0.01 \\ \pm 0.1$	±0.25	$\pm 4$	nA Typ nA Max	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$ $V_{S} = \pm 4.5 \text{ V}, V_{D} = \mp 4.5 \text{ V},$ Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	$\pm 0.01$ $\pm 0.1$	±0.5	±8	nA Typ nA Max	$V_{\rm S} = \pm 4.5 \text{ V}, V_{\rm D} = \mp 4.5 \text{ V},$ Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.01 \\ \pm 0.1$	±0.5	±10	nA Typ nA Max	$V_{\rm S} = V_{\rm D} = \pm 4.5$ V, Test Circuit 3
DIGITAL INPUTS Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub>			2.4 0.8	V Min V Max	
Input Current I <sub>INL</sub> or I <sub>INH</sub>	0.005		±0.1	μΑ Τур μΑ Μax	$V_{IN} = V_{INL}$ or $V_{INH}$
C <sub>IN</sub> , Digital Input Capacitance	2		±0.1	pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	70 100	120	150	ns Typ ns Max	$V_{S1} = +3 V, V_{S4} = -3 V, R_L = 300 \Omega,$ $C_L = 35 pF, Test Circuit 4$
t <sub>ON</sub> Enable	80 105	130	150	ns Typ ns Max	$R_L = 300 \Omega$ , $C_L = 35 pF$ $V_S = 3 V$ , Test Circuit 6
t <sub>OFF</sub> Enable	30 45	55	65	ns Typ ns Max	$R_{L} = 300 \Omega, C_{L} = 35 \text{ pF}$ V <sub>S</sub> = 3 V, Test Circuit 6
Break-Before-Make Time Delay, t <sub>BBM</sub>	20		10	ns Typ ns Min	$R_L = 300 \Omega, C_L = 35 pF,$ $V_{S1} = V_{S2} = 3 V,$ Test Circuit 5 $V_{S1} = 0 \Omega, C_{S2} = 1 E T Test Circuit 5$
Charge Injection Off Isolation	-75			pC Typ dB Typ	$V_s = 0 V, R_s = 0 \Omega, C_L = 1nF$ , Test Circuit ' $R_L = 50 \Omega, C_L = 5 pF$ , f = 10 MHz, Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Test Circuit 10
Bandwidth –3 dB C <sub>S</sub> (OFF)	280 5			MHz Typ pF Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9 f = 1 MHz
$C_D$ (OFF) $C_D$ , $C_S$ (ON)	17 18			pF Typ pF Typ	f = 1 MHz f = 1 MHz
POWER REQUIREMENTS					$V_{DD}$ = +5.5 V, $V_{SS}$ = -5.5 V
I <sub>DD</sub>	0.001		1.0	µА Тур µА Мах	Digital Inputs = 0 V or 5.5 V
Iss	0.001		1.0	μΑ Typ μΑ Max	Digital Inputs = 0 V or 5.5 V

NOTES

<sup>1</sup>Y Version Temperature Range: -40°C to +125°C.

Specifications subject to change without notice.

# **SINGLE SUPPLY**<sup>1</sup> ( $V_{DD} = 5 V \pm 10\%$ , $V_{SS} = 0 V$ , GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{DD}$	v	
				•	$V_{DD} = 4.5 \text{ V}, V_{SS} = 0 \text{ V}$
On Resistance $(R_{ON})$	210			ΩТур	$V_{\rm S} = 3.5 \text{ V}, I_{\rm S} = -1 \text{ mA},$
	290	350	380	$\Omega$ Max	Test Circuit 1
On Resistance Match Between	2,0	550	300		
Channels ( $\Delta R_{ON}$ )	3			ΩТур	$V_8 = 3.5 \text{ V}, I_8 = -1 \text{ mA}$
		12	13	$\Omega$ Max	15 515 1915 1 1111
		12	15	22 IVIUA	
LEAKAGE CURRENTS					$V_{DD} = 5.5 V$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.01			nA Typ	$V_{\rm S} = 1 \text{ V}/4.5 \text{ V}, V_{\rm D} = 4.5 \text{ V}/1 \text{ V},$
	±0.1	$\pm 0.25$	$\pm 4$	nA Max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.01			nA Typ	$V_{\rm S} = 1 \text{ V}/4.5 \text{ V}, V_{\rm D} = 4.5 \text{ V}/1 \text{ V},$
	±0.1	$\pm 0.5$	$\pm 8$	nA Max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.01			nA Typ	$V_{\rm S} = V_{\rm D} = 4.5 \text{ V}/1 \text{ V},$
	±0.1	$\pm 0.5$	10	nA Max	Test Circuit 3
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.4	V Min	
			0.8	V Max	
Input Low Voltage, V <sub>INL</sub> Input Current			0.8	v Iviax	
	0.005				V - V on V
I <sub>INL</sub> or I <sub>INH</sub>	0.005		$\pm 0.1$	µА Тур	$V_{IN} = V_{INL}$ or $V_{INH}$
6 Disital Issuet Consistence			$\pm 0.1$	µA Max	
C <sub>IN</sub> , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	90			ns Typ	$V_{S1} = 3 V, V_{S4} = 0 V, R_L = 300 \Omega,$
	150	185	210	ns Max	$C_L$ = 35 pF, Test Circuit 4
t <sub>on</sub> Enable	105			ns Typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	150	190	220	ns Max	$V_s = 3 V$ , Test Circuit 6
t <sub>OFF</sub> Enable	45			ns Typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$
	70	80	90	ns Max	$V_s = 3 V$ , Test Circuit 6
Break-Before-Make Time Delay, t <sub>BBM</sub>	30			ns Typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \rm pF,$
			10	ns Min	$V_{S1} = V_{S2} = 3 V$ , Test Circuit 5
Charge Injection	0.3			рС Тур	$V_{\rm S} = 0 \text{ V}, \text{ R}_{\rm S} = 0 \Omega, \text{ C}_{\rm L} = 1 \text{ nF},$
- ·					Test Circuit 7
Off Isolation	-65			dB Typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz,$
				JF	Test Circuit 8
Channel-to-Channel Crosstalk	-70			dB Typ	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 5 \ pF, f = 10 \ MHz,$
					Test Circuit 10
Bandwidth –3 dB	250			MHz Typ	$R_{\rm L} = 50 \ \Omega, C_{\rm L} = 5 \ pF$ , Test Circuit 9
$C_{\rm S}$ (OFF)	5			pF Typ	f = 1  MHz
$C_{\rm D}$ (OFF)	17			pF Typ	f = 1  MHz
$C_{\rm D}$ , $C_{\rm S}$ (ON)	18			pF Typ	f = 1  MHz
	10			P+ + 3P	
POWER REQUIREMENTS					$V_{DD} = 5.5 V$
					Digital Inputs = 0 V or 5.5 V
I <sub>DD</sub>	0.001			μА Тур	
			1.0	µA Max	

NOTES

<sup>1</sup>Y Version Temperature Range: -40°C to +125°C.

Specifications subject to change without notice.

# ADG604-SPECIFICATIONS

**SINGLE SUPPLY<sup>1</sup>** ( $V_{DD} = 3 V \pm 10\%$ ,  $V_{SS} = 0 V$ , GND = 0 V. All specifications -40°C to +125°C unless otherwise noted.)

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance (R <sub>ON</sub> )	380	420	460	ΩTyp	$V_{DD} = 2.7 \text{ V}, V_{SS} = 0 \text{ V}$ $V_S = 1.5 \text{ V}, I_S = -1 \text{ mA},$ Test Circuit 1
On Resistance Match Between Channels ( $\Delta R_{ON}$ )			5	ΩТур	$V_{S} = 1.5 V, I_{S} = -1 mA$
LEAKAGE CURRENTS Source OFF Leakage $I_S$ (OFF)	$\pm 0.01 \\ \pm 0.1$	±0.25	±4	nA Typ nA Max	$V_{DD} = 3.3 V$ $V_{S} = 1 V/3 V$ , $V_{D} = 3 V/1 V$ , Test Circuit 2
Drain OFF Leakage $I_D(OFF)$	$\pm 0.1$ $\pm 0.01$ $\pm 0.1$	$\pm 0.25$	±8	nA Typ nA Max	$V_{S} = 1 \text{ V/3 V}, V_{D} = 3 \text{ V/1 V},$ Test Circuit 2
Channel ON Leakage $I_D$ , $I_S$ (ON)	$\pm 0.1$ $\pm 0.01$ $\pm 0.1$	±0.5	±10	nA Typ nA Max	$V_{\rm S} = V_{\rm D} = 1 \text{ V/3 V},$ Test Circuit 3
DIGITAL INPUTS			-		
Input High Voltage, V <sub>INH</sub> Input Low Voltage, V <sub>INL</sub>			2.0 0.8	V Min V Max	
Input Current I <sub>INL</sub> or I <sub>INH</sub>	0.005		±0.1	μА Тур μА Мах	$V_{IN} = V_{INL}$ or $V_{INH}$
C <sub>IN</sub> , Digital Input Capacitance	2			pF Typ	
DYNAMIC CHARACTERISTICS					
Transition Time	170			ns Typ	$V_{S1} = 2 V, V_{S4} = 0 V, R_L = 300 \Omega,$
t <sub>ON</sub> Enable	320 180	390	450	ns Max ns Typ	$C_L = 35 \text{ pF}$ , Test Circuit 4 $R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
t <sub>OFF</sub> Enable	250 100	265	390	ns Max ns Typ	$V_S = 2 V$ , Test Circuit 6 $R_L = 300 \Omega$ , $C_L = 35 pF$
Break-Before-Make Time Delay, $t_{BBM}$	160 100	205	225	ns Max ns Typ	$V_{S} = 2 V, \text{ Test Circuit 6}$ $R_{L} = 300 \Omega, C_{L} = 35 \text{ pF},$
Charge Injection	0.3		10	ns Min pC Typ	$V_{S1} = V_{S2} = 2 V$ , Test Circuit 5 $V_S = 0 V to 3.3 V$ , $R_S = 0 \Omega$ , $C_L = 1 \mu F$ ,
Off Isolation	-65			dB Typ	Test Circuit 7 $R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Test Circuit 8
Channel-to-Channel Crosstalk	70			dB Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 10 MHz$ , Test Circuit 10
Bandwidth –3 dB C <sub>S</sub> (OFF)	250 5			MHz Typ pF Typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , Test Circuit 9 f = 1 MHz
$C_{\rm D}$ (OFF)	17			pF Typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (ON)	18			pF Typ	f = 1 MHz
POWER REQUIREMENTS					$V_{DD} = 3.3 V$ Digital Inputs = 0 V or 3.3 V
I <sub>DD</sub>	0.001		1.0	µА Тур µА Мах	

NOTES

<sup>1</sup>Y Version Temperature Range: -40°C to +125°C.

Specifications subject to change without notice.

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

( $T_A = 25^{\circ}C$  unless otherwise noted)

$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND $\hdots$ –0.3 V to +6.5 V
V <sub>SS</sub> to GND
Analog Inputs <sup>2</sup> $V_{SS}$ –0.3 V to $V_{DD}$ + 0.3 V
Digital Inputs <sup>2</sup> $-0.3$ V to V <sub>DD</sub> + 0.3 V or
30 mA, Whichever Occurs First
Peak Current, S or D 20 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Continuous Current, S or D 10 mA
Operating Temperature Range
(Y Version)
Storage Temperature Range $\dots -65^{\circ}C$ to $+150^{\circ}C$

Junction Temperature 1	50°C
TSSOP Package	
$\theta_{IA}$ Thermal Impedance	°C/W
$\theta_{\rm JC}$ Thermal Impedance	°C/W
Lead Temperature, Soldering (10 seconds) 3	300°C
IR Reflow, Peak Temperature 2	220°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at EN, A0, A1, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### **PIN CONFIGURATION**




Table I. Truth Table

A1	A0	EN	ON Switch
Х	X	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

#### CAUTION\_


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG604 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




#### TERMINOLOGY

V <sub>DD</sub>	Most Positive Power Supply Potential
V <sub>SS</sub>	Most Negative Power Supply in a Dual Supply Application. In single supply applications, this should be tied to
	ground at the device.
GND	Ground (0 V) Reference
I <sub>DD</sub>	Positive Supply Current
I <sub>SS</sub>	Negative Supply Current
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
R <sub>ON</sub>	Ohmic Resistance between D and S
$\Delta R_{ON}$	On Resistance Match between any two channels, i.e., R <sub>ON</sub> Max – R <sub>ON</sub> Min
R <sub>FLAT(ON)</sub>	Flatness is defined as the difference between the maximum and minimum value of On resistance as measured
. ,	over the specified analog signal range.
I <sub>s</sub> (OFF)	Source Leakage Current with the Switch "OFF"
I <sub>D</sub> (OFF)	Drain Leakage Current with the Switch "OFF"
$I_D, I_S (ON)$	Channel Leakage Current with the Switch "ON"
$V_D, V_S$	Analog Voltage on Terminals D, S
V <sub>INL</sub>	Maximum Input Voltage for Logic "0"
V <sub>INH</sub>	Minimum Input Voltage for Logic "1"
$I_{INL}$ ( $I_{INH}$ )	Input Current of the Digital Input
C <sub>S</sub> (OFF)	Channel Input Capacitance for "OFF" Condition
C <sub>D</sub> (OFF)	Channel Output Capacitance for "OFF" Condition
$C_D, C_S (ON)$	"On" Switch Capacitance
C <sub>IN</sub>	Digital Input Capacitance
t <sub>ON</sub> (EN)	Delay time between the 50% and 90% points of the digital input and switch "ON" condition.
t <sub>OFF</sub> (EN)	Delay time between the 50% and 90% points of the digital input and switch "OFF" condition.
t <sub>TRANSITION</sub>	Delay time between the 50% and 90% points of the digital input and switch "ON" condition when switching
	from one address state to another.
t <sub>BBM</sub>	"OFF" time or "ON" time measured between the 80% points of both switches, when switching from one address
	state to another.
Charge Injection	A measure of the glitch impulse transferred from the digital input to the analog output during switching.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "On" switch.
Bandwidth	Frequency Response of the "On" Switch
Insertion Loss	Loss Due to the On Resistance of the Switch


### **Typical Performance Characteristics-ADG604**




TPC 1. On Resistance vs. V<sub>D</sub> (V<sub>S</sub>), Dual Supply




TPC 2. On Resistance vs.  $V_D$  ( $V_S$ ), Single Supply




TPC 3. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Dual Supply




TPC 4. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures, Single Supply




TPC 5. Leakage Currents vs. Temperature, Dual Supply




TPC 6. Leakage Currents vs. Temperature, Single Supply




TPC 7. Charge Injection vs. Source Voltage




TPC 8.  $t_{ON}/t_{OFF}$  Times vs. Temperature



TPC 9. Off Isolation vs. Frequency




TPC 10. Crosstalk vs. Frequency




TPC 11. On Response vs. Frequency


# **Test Circuits**



Test Circuit 1. On Resistance




Test Circuit 3. On Leakage




Test Circuit 2. Off Leakage


Test Circuit 4. Switching Time of Multiplexer, t<sub>TRANSITION</sub>




Test Circuit 5. Break-Before-Make Delay, t<sub>BBM</sub>




Test Circuit 6. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)



Test Circuit 7. Charge Injection






OFF ISOLATION = 20 LOG  $\frac{V_{OUT}}{V_S}$ 


Test Circuit 8. Off Isolation

Test Circuit 10. Channel-to-Channel Crosstalk



Test Circuit 9. Bandwidth

### **OUTLINE DIMENSIONS**



#### COMPLIANT TO JEDEC STANDARDS MO-153-AB-1

Figure 1. 14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14) Dimensions shown in millimeters

#### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADG604YRUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADG604YRUZ-REEL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

<sup>1</sup> Z = RoHS Compliant Part.

#### **REVISION HISTORY**

#### 7/2018-Rev. 0 to Rev. A

Changed Automotive Temperature Range: -40°C to +125°C to
Temperature Range: -40°C to +125°C1
Deleted Note 2, Dual Supply Table; Renumbered Sequentially 2
Deleted Note 2, Single Supply Table; Renumbered Sequentially 3
Deleted Note 2, Single Supply Table; Renumbered Sequentially 4
Changed Operating Temperature Range, Automotive (Y Version)
to Operating Temperature Range, (Y Version); Absolute
Maximum Ratings Table5
Updated Outline Dimensions11
Moved Ordering Guide11
Changes to Ordering Guide11

#### 2/2002—Revision 0: Initial Version

©2002–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02752-0-7/18(A)



www.analog.com

061908-A