# **General Description**

The MAX15018A/MAX15018B/MAX15019A/MAX15019B high-frequency, 125V half-bridge, n-channel MOSFET drivers drive high- and low-side MOSFETs in high-voltage applications. These drivers are independently controlled, and their 35ns (typ) propagation delay, from input to output, are matched to within 2ns (typ). The high-voltage operation with very low and matched propagation delay between drivers, and high source-/sink-current capabilities in a thermally enhanced package make these devices suitable for high-power, high-frequency telecom power converters. The 125V maximum input voltage provides plenty of margin over the 100V input transient requirement of telecom standards. A reliable on-chip bootstrap diode connected between VDD and BST eliminates the need for an external discrete diode.

The MAX15018A/MAX15019A both offer noninverting drivers. The MAX15018B/MAX15019B offer a noninverting high-side driver and an inverting low-side driver (see the Selector Guide.) The MAX15018\_ feature CMOS (V<sub>DD</sub>/2) logic inputs. The MAX15019\_ feature TTL-logic inputs. The drivers are available in the industry-standard 8-pin SO footprint and pin configuration with a thermally enhanced 8-pin SO package. All devices operate over the -40°C to +125°C automotive temperature range.

### **Applications**


**Telecom Power Supplies** 

Synchronous Buck DC-to-DC Converters

Half-Bridge, Full-Bridge, and Two-Switch Forward Converters

Power-Supply Modules

Motor Control



### 


**Features** 

- HIP2100IB/HIP2101IB Pin Compatible (MAX15018A/MAX15019A)
- Up to 125V VIN Operation
- 8V to 12.6V VDD Input Supply Range
- 3A Peak Source and Sink Current
- 35ns Propagation Delay
- Guaranteed 8ns or Less Propagation Delay Matching Between High- and Low-Side Drivers
- Both Noninverting/Noninverting and Noninverting/Inverting Logic-Input Versions **Available**
- ♦ Up to 15V Logic Inputs, Independent of V<sub>DD</sub> Supply Voltage
- Low 8pF Input Capacitance
- ♦ Available in CMOS (V<sub>DD</sub>/2) or TTL Logic-Level **Inputs with Hysteresis**
- Available in a Space-Saving, Thermally Enhanced 8-Pin SO-EP Package

PART	TEMP RANGE	PIN-PACKAGE
MAX15018AASA+	-40°C to +125°C	8 SO-EP*
MAX15018BASA+	-40°C to +125°C	8 SO-EP*
MAX15019AASA+	-40°C to +125°C	8 SO-EP*
MAX15019BASA+	-40°C to +125°C	8 SO-EP*

+Denotes a lead-free/RoHS-compliant package. \*EP = Exposed pad. Internally connected to GND.

# Typical Operating Circuit



X15018/MAX15019 **Ordering Information** 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND	0.3V to +15V
IN_H, IN_L to GND	-0.3V to +15V
DL to GND	0.3V to (V <sub>DD</sub> + 0.3V)
DH to HS	0.3V to (V <sub>DD</sub> + 0.3V)
BST to HS	
HS to GND (repetitive transient)	5V to +130V
HS dv/dt to GND	50V/ns

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	)
Single and Multilayer Board	
8-Pin SO-EP (derate 23.8mW/°C above +	70°C)*1.904W
θJC	6°C/W
Operating Temperature	40°C to +125°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

\*As per JEDEC Standard 51 (Single-Layer Board).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = V_{BST} = 8V \text{ to } 12.6V, V_{HS} = V_{GND} = 0V, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = V_{BST} = 12V \text{ and } T_A = +25^{\circ}C.) \text{ (Note 1)}$ 

SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
•			•				
Vvdd			8.0		12.6	V	
	IN_H and IN_L are unconnected (no switching) MAX15018	MAX15018A/ MAX15018B		65	130		
IDDQ		MAX15019A/ MAX15019B		95	190	μA	
IDDO	$f_{SW} = 500 \text{kHz}, V_{DD} = 12$ no capacitive load	2V,		2.75	3.75	mA	
IBSTQ	IN_H and IN_L are unconnected (no switching)			95	190	μA	
IBSTO	f <sub>SW</sub> = 500kHz, V <sub>BST</sub> - V <sub>HS</sub> = 12V, no capacitive load			2.75	3.75	mA	
VDD_UVLO	V <sub>DD</sub> rising		6.5	7.3	8	V	
VBST_UVLO	V <sub>BST</sub> rising		6.2	6.9	7.6	V	
				0.5		V	
VIH	MAX15018A/MAX15018B (CMOS)		0.67 x V <sub>DD</sub>			V	
MAX15019A/MAX15019B (TTL)		2					
VIL	MAX15018A/MAX15018B (CMOS)				0.33 x V <sub>DD</sub>	V	
	MAX15019A/MAX15019	B (TTL)			0.8		
Venco	MAX15018A/MAX15018	B (CMOS)		1.65		V	
VHYS	MAX15019A/MAX15019	B (TTL)		0.4		v	
	VVDD IDDQ IDDQ IBSTQ IBSTQ VDD_UVLO VBST_UVLO VIH	VvDD IN_H and IN_L are unconnected (no switching)   IDDQ fSW = 500kHz, VDD = 12 no capacitive load   IDDO fSW = 500kHz, VDD = 12 no capacitive load   IBSTQ IN_H and IN_L are unco switching)   IBSTO fSW = 500kHz, VBST - VH capacitive load   VDD_UVLO VDD rising   VBST_UVLO VBST rising   VIH MAX15018A/MAX15018   VIL MAX15019A/MAX15019   VHYS MAX15018A/MAX15018	VvDDMAX15018A/ MAX15018BIDDQIN_H and IN_L are unconnected (no switching)MAX15018A/ MAX15019A/ MAX15019BIDDOfsw = 500kHz, VDD = 12V, no capacitive loadMAX15019A/ MAX15019BIBSTQfsw = 500kHz, VBD = 12V, no capacitive loadIN_H and IN_L are unconnected (no switching)IBSTQfsw = 500kHz, VBST - VHS = 12V, no capacitive loadFsw = 500kHz, VBST - VHS = 12V, no capacitive loadVDD_UVLOVDD risingVBST_UVLOVDD risingVBST_UVLOVBST risingVIHMAX15018A/MAX15018B (CMOS) MAX15019A/MAX15019B (TTL)VILMAX15018A/MAX15018B (CMOS)MAX15019A/MAX15019B (TTL)MAX15019A/MAX15018B (CMOS)	VVDD8.0 $V_{VDD}$ 8.0 $IDDQ$ IN_H and IN_L are unconnected (no switching)MAX15018A/ MAX15019A/ MAX15019B $IDDO$ fsw = 500kHz, VDD = 12V, no capacitive loadMAX15019A/ MAX15019B $IBSTQ$ IN_H and IN_L are unconnected (no switching)IN_H and IN_L are unconnected (no switching) $IBSTQ$ IN_H and IN_L are unconnected (no switching)fsw = 500kHz, VBST - VHS = 12V, no 	VVDD   8.0     IDDQ   IN_H and IN_L are unconnected (no switching)   MAX15018A/ MAX15019A/ MAX15019A/ MAX15019B   65     IDDO   fSW = 500kHz, VDD = 12V, no capacitive load   2.75     IBSTQ   IN_H and IN_L are unconnected (no switching)   95     IBSTQ   IN_H and IN_L are unconnected (no switching)   95     IBSTO   fSW = 500kHz, VBST - VHS = 12V, no capacitive load   2.75     VDD_UVLO   VDD rising   6.5   7.3     VBST_UVLO   VBST rising   6.2   6.9     VIH   MAX15018A/MAX15018B (CMOS)   0.67 x VDD   VDD     VIH   MAX15018A/MAX15018B (CMOS)   0.67 x VDD   VDD     VIL   MAX15018A/MAX15018B (CMOS)   0.67 x VDD   VDD     VIL   MAX15018A/MAX15018B (CMOS)   0.67 x VDD   VDD     VIL   MAX15018A/MAX15018B (CMOS)   0.65   1.65	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{BST} = 8V \text{ to } 12.6V, V_{HS} = V_{GND} = 0V, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = V_{BST} = 12V \text{ and } T_A = +25^{\circ}C.) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	МАХ	UNITS	
		IN_H = IN_L = GND (MAX15018A/MAX15019A)		4		. 4		
Logic-Input Current	I <sub>IN_</sub>	$IN_H = GND, IN_L = V_{DD}$ (MAX15018B/MAX15019B)		1 +1		+1	μA	
		IN_L to GND (MAX15018A)	(MAX15019A)					
Input Resistance	R <sub>IN</sub> _	IN_L to V <sub>DD</sub> (MAX15018B/N	MAX15019B)	5001			kΩ	
		IN_H to GND						
Input Capacitance	C <sub>IN</sub> _				8		pF	
HIGH-SIDE GATE DRIVER								
HS Maximum Voltage	V <sub>HS_MAX</sub>			125			V	
BST Maximum Voltage	V <sub>BST_MAX</sub>			140			V	
	R <sub>ON_HP</sub>	$(V_{BST} - V_{HS}) = 12V,$	$T_A = +25^{\circ}C$		1.75	2.4		
Driver Output Resistance	NON_HP	I <sub>DH</sub> = 100mA (sourcing)	T <sub>A</sub> = +125°C		2.3	3.0	Ω	
	R <sub>ON_HN</sub>	$(V_{BST} - V_{HS}) = 12V, I_{DH} = 100mA (sinking)$	$T_A = +25^{\circ}C$		1.1	1.75		
	HON_HIN		$T_{A} = +125^{\circ}C$		1.6	2.25		
Power-Off Pulldown Clamp Voltage		V <sub>BST</sub> = 0V or unconnected, I <sub>DH</sub> = 1mA (sinking)			0.88	1.2	V	
	IPK_HP	$V_{DH} = 0V$			3			
Peak Output Current	IPK_HN	V <sub>DH</sub> = 12V		3		A		
LOW-SIDE GATE DRIVER								
	Poulo	$V_{DD} = 12V$ ,	$T_A = +25^{\circ}C$		1.75	2.4		
Driver Output Resistance	R <sub>ON_LP</sub>	$I_{DL} = 100 \text{mA} \text{ (sourcing)}$	$T_{A} = +125^{\circ}C$		2.3	3.0		
Driver Oulput Resistance	Post IN	$V_{DD} = 12V$ ,	$T_A = +25^{\circ}C$		1.1	1.75	Ω	
	R <sub>ON_LN</sub>	$I_{DL} = 100 \text{mA} \text{ (sinking)}$	$T_{A} = +125^{\circ}C$		1.6	2.25		
Power-Off Pulldown Clamp Voltage		V <sub>DD</sub> = 0V or unconnected, I <sub>DL</sub> = 1mA (sinking)			0.88	1.2	V	
De els Ossters d'Ossume est	IPK_LP	V <sub>DL</sub> = 0V V <sub>DL</sub> = 12V			3		A	
Peak Output Current	IPK_LN				3			
INTERNAL BOOTSTRAP DIOD	E							
Forward Voltage Drop	VF	I <sub>BST</sub> = 100mA			0.9	1.1	V	
Turn-On and Turn-Off Time	t <sub>RR</sub>	I <sub>BST</sub> = 100mA			40		ns	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = V_{BST} = 8V \text{ to } 12.6V, V_{HS} = V_{GND} = 0V, T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{DD} = V_{BST} = 12V \text{ and } T_A = +25^{\circ}C.) \text{ (Note 1)}$ 


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
SWITCHING CHARACTERISTICS F	OR HIGH- A	ND LOW-SIDE DF	RIVERS (V <sub>DD</sub> = V <sub>BST</sub> = +12	V)			
		No CL			1		
		C <sub>L</sub> = 1000pF		5			
Rise Time	tR	$C_{L} = 5000 pF$			25		ns
		$C_{L} = 10,000 pF$			50		
		No CL			1		
		C <sub>L</sub> = 1000pF			5		l
Fall Time	tF	$C_{L} = 5000 pF$			20		ns
		C <sub>L</sub> = 10,000pF			40		
	to out	Figure 1, C <sub>L</sub> = 1000pF	MAX15018A/ MAX15018B (CMOS)		33	60	20
Turn-On Propagation Delay Time	td_on	(Note 2)	MAX15019A/ MAX15019B (TTL)		36	66	ns
	pagation Delay Time $t_{D_OFF}$ Figure 1, C <sub>L</sub> = 1000pF (Note 2)	MAX15018A/ MAX15018B (CMOS)		30	55	20	
Turn-On Propagation Delay Time			MAX15019A/ MAX15019B (TTL)		36	66	ns
Delay Matching Between High-Side		C <sub>L</sub> = 1000pF	MAX15018A/ MAX15018B (CMOS)		1	5	
Turn-On to Low-Side Turn-On		IMATCH1	(Note 2)	MAX15019A/ MAX15019B (TTL)		1	6
Delay Matching Between High-Side	t <sub>MATCH2</sub>	C <sub>L</sub> = 1000pF	MAX15018A/ MAX15018B (CMOS)		1	5	
Furn-Off to Low-Side Turn-Off		(Note 2)	MAX15019A/ MAX15019B (TTL)		1	6	ns
Delay Matching Between High-Side		C <sub>L</sub> = 1000pF	MAX15018A/ MAX15018B (CMOS)		2	8	
Turn-Off to Low-Side Turn-On	tматснз	(Note 2)	MAX15019A/ MAX15019B (TTL)		1	6	ns
Delay Matching Between High-Side	to Low-Side Turn-Off to Low-Si	MAX15018A/ MAX15018B (CMOS)		2	8		
Turn-On to Low-Side Turn-Off		MAX15019A/ MAX15019B (TTL)		1	6	– ns	
Minimum Input Pulse Width for Output Change	t <sub>PW</sub>				20		ns

Note 1: All devices are 100% production tested at  $T_A = T_J = +125$ °C. Limits over temperature are guaranteed by design and characterization.

Note 2: Guaranteed by design, not production tested.

### **Typical Operating Characteristics**

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 




MAX15018/MAX15019

# **Typical Operating Characteristics (continued)**


 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 


MAX15018/MAX15019



# Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, unless otherwise noted.)$ 





# **Pin Description**

PIN	NAME	FUNCTION
1	V <sub>DD</sub>	Input Supply Voltage. Valid supply voltage ranges from 8V to 12.6V. Bypass $V_{DD}$ to GND with a parallel combination of 0.1µF and 1µF ceramic capacitors as close to the IC as possible.
2	BST	Boost Flying Capacitor Connection. Connect a 0.22µF ceramic capacitor from BST to HS as close to the IC as possible for the high-side MOSFET driver supply.
3	DH	High-Side Gate Driver Output. Driver output for the high-side MOSFET gate.
4	HS	Source Connection for High-Side MOSFET. Also serves as the return for the high-side driver.
5	IN_H	High-Side Noninverting Logic Input
6	IN_L	Low-Side Noninverting (MAX15018A/MAX15019A) or Low-Side Inverting (MAX15018B/MAX15019B) Input
7	GND	Ground. Use GND as a return path to the DL driver output and the IN_H, IN_L inputs. Must be connected to ground.
8	DL	Low-Side Gate Driver Output. Driver output for the low-side MOSFET gate.
_	EP	Exposed Pad. Internally connected to GND. Externally connect the exposed pad to a large ground plane to aid in heat dissipation. Grounding EP does not substitute the requirement to connect GND to ground.

### **Detailed Description**

The MAX15018A/MAX15018B/MAX15019A/MAX15019B half-bridge, n-channel MOSFET drivers control highand low-side MOSFETs in high-voltage, high peak-current applications and offer a high 125V voltage range that allows ample margin above the 100V transient specification of telecom standards. These drivers operate with an IC supply voltage of 8V to 12.6V, and consume only 2.75mA of supply current during typical switching operations. The MAX15018\_/MAX15019\_ provide 3A (typ) sink/source peak current per output and are capable of operating with large capacitive loads and with switching frequencies near 1MHz.

These drivers are intended to be used to drive the high-side MOSFET without requiring an isolation device such as an optocoupler or a drive transformer. The high-side driver is controlled by a TTL/CMOS logic signal referenced to ground and is powered by a bootstrap circuit formed by an integrated diode and an external capacitor. Undervoltage lockout (UVLO) protection is provided for both the high- and low-side driver supplies (BST and V<sub>DD</sub>) and includes a UVLO hysteresis of 0.5V (typ).

The drivers are independently controlled and feature exceptionally fast switching times, very short propagation delays (35ns typ), and matched propagation delaytimes (2ns typ) between drivers, making them ideally suited for high-frequency applications. Internal logic circuitry prevents shoot-through during output state changes and minimizes package power dissipation.

These devices are available with CMOS (V<sub>DD</sub>/2) or TTL logic-level inputs. The MAX15018A/MAX15018B accept CMOS input logic levels, while the MAX15019A/MAX15019B accept TTL input logic levels. For both versions, the logic inputs are protected against voltage spikes up to +15V, regardless of V<sub>DD</sub>. See the *Driver Logic Inputs (IN\_H, IN\_L)* section.

The MAX15018\_/MAX15019\_ are available with both high-side and low-side noninverting logic inputs or with noninverting high-side and inverting low-side logic inputs. See the *Functional Diagrams* and *Selector Guide*. The MAX15018A and MAX15019A are pin-for-pin replacements for the HIP2100IB and HIP2101IB, respectively.

The MAX15018\_/MAX15019\_ are available in a spacesaving, high-power, 8-pin SO-EP package that can dissipate up to 1.95W at +70°C. All devices operate over the -40°C to +125°C automotive temperature range.

#### **Undervoltage Lockout**

Both the high- and low-side drivers feature separate UVLO protection that monitors each driver's input supply voltage (BST and V<sub>DD</sub>). The low-side driver UVLO threshold (V<sub>DD UVLO</sub>) is referenced to GND and pulls both driver outputs low when V<sub>DD</sub> falls below 7.3V (typ). The high-side driver UVLO threshold (VBST UVLO) is referenced to HS, and only pulls DH low when VBST falls below 6.9V (typ) with respect to HS. After the IC is first energized, and once VDD rises above its UVLO threshold, DL starts switching and either follows the IN\_L logic input (MAX15018A/MAX15019A) or is inverted with reference to the IN\_L logic input (MAX15018B/ MAX15019B). At this time, the bootstrap capacitor is not charged, and DH does not switch since the BST-to-HS voltage is below VBST UVLO. Within a short time following engagement of low-side switching, CBST charges through VDD and causes VBST to exceed VBST UVLO. DH then starts switching and follows IN\_H. For synchronous buck and half-bridge converter topologies, the bootstrap capacitor can charge up in one cycle. Normal operation then begins in a few microseconds after the BST-to-HS voltage exceeds VBST UVLO. In the twoswitch forward topology, CBST takes more time (a few hundred microseconds) to charge and increase its voltage above VBST UVLO. The typical hysteresis for both UVLO thresholds is 0.5V. The bootstrap capacitor value should be selected carefully to avoid oscillations during turn-on and turn-off at the DH output. Choose a capacitor value 20 times greater than the total gate capacitance of the MOSFET. Use a low ESR-type X7R dielectric ceramic capacitor at BST (typically a 0.1µF ceramic is adequate) and a parallel combination of 1µF and 0.1 $\mu$ F ceramic capacitors from V<sub>DD</sub> to GND. The high-side MOSFET's continuous on-time is limited due to the charge loss from the high-side driver's guiescent current. The maximum on-time is dependent on the size of CBST, IBST (190µA, max), and VBST UVLO.

#### **Output Driver**

The MAX15018\_/MAX15019\_ drivers contain low onresistance p-channel and n-channel devices in a totem pole configuration for the driver output stage. This allows for rapid turn-on and turn-off of high gate-charge ( $Q_g$ ) external switching MOSFETs.

The drivers exhibit low drain-to-source resistance ( $R_{DS}_{ON}$ ), which decreases for higher values of  $V_{DD}$  and for lower operating temperatures. Lower  $R_{DS}_{ON}$  means higher source and sink currents from the IC, and results in faster switching speeds, since the external MOSFET gate capacitance will charge and discharge at a quicker rate. The peak source and sink current provided by the drivers is typically 3A.

Propagation delay from the logic inputs to the driver outputs is matched to within 8ns (max) between the low-side and high-side drivers. Turn-on and turn-off propagation delays are typically 35ns and 36ns. See Figure 1. The internal drivers also contain break-beforemake logic to eliminate shoot-through conditions that would cause unnecessarily high operating supply currents, efficiency reduction, and voltage spikes at V<sub>DD</sub>.

Voltage at DL is approximately equal to  $V_{DD}$  when in a high state, and zero when in a low state. Voltage from

DH to HS is approximately equal to V<sub>DD</sub> minus the diode drop of the integrated bootstrap diode when in a high state, and zero when in a low state. The high-side MOSFET's continuous on-time is limited due to the charge loss from the high-side driver's quiescent current. The maximum on-time is dependent on the size of the bootstrap capacitor (C<sub>BST</sub>), I<sub>BST</sub> (190 $\mu$ A max), and V<sub>BST\_UVLO</sub>.

#### **Integrated Bootstrap Diode**

An integrated diode between V<sub>DD</sub> and BST is used in conjunction with an external bootstrap capacitor (C<sub>BST</sub>) to provide the voltage required to turn on the high-side MOSFET (see the *Typical Operating Circuit*). The internal diode charges the bootstrap capacitor from V<sub>DD</sub> when the low-side switch is on, and isolates V<sub>DD</sub> when HS is pulled high when the high-side driver turns on. The internal bootstrap diode has a typical forward voltage drop of 0.9V and has a 40ns (typ) turn-off/-on time. The turn-off time (reverse recovery time) depends on the reverse-recovery current and can be as low as 10ns. If a lower diode voltage-drop between V<sub>DD</sub> and BST.




Figure 1. Timing Characteristics of Logic Inputs (MAX15018A/MAX15019A)

#### **Bootstrap Capacitor**

The bootstrap capacitor is used to ensure adequate charge is available to switch the high-side MOSFET. This capacitor is charged from V<sub>DD</sub> through the internal bootstrap diode when the low-side MOSFET is on. The bootstrap capacitor value should be selected carefully to avoid oscillations during turn-on and turn-off at the DH output. Choose a capacitor value approximately 20 times greater than the total gate capacitance of the MOSFET being switched. Use a low-ESR, X7R-type dielectric ceramic capacitor (typically a 0.1µF ceramic is adequate). The high-side MOSFET's continuous ontime is limited due to the charge loss from the high-side driver's quiescent current. The maximum on-time is dependent on the size of CBST, IBST (190µA max), and VBST UVLO. Note that the bootstrap capacitor requires time to charge up to VDD, according to the time constant of the charging loop through the lower MOSFET (see the Typical Operating Circuit). Ensure that the lower MOSFET is on for at least the minimum time required to charge CBST.

#### **Driver Logic Inputs (IN\_H, IN\_L)**

The MAX15018\_ are CMOS (V<sub>DD</sub>/2) logic-input drivers, and the MAX15019\_ are TTL-compatible logic-input drivers. The required logic-input levels are independent of VDD. For example, the IC can be powered by a 10V supply while the logic inputs are provided from 12V CMOS logic. Additionally, the logic inputs are protected against voltage spikes up to 15V, regardless of VDD voltage. The TTL and CMOS logic inputs have 400mV and 1.6V hysteresis, respectively, to avoid double pulsing during signal transition. The logic inputs are high-impedance pins  $(500k\Omega \text{ typ})$  and should not be left unconnected to ensure the input logic state is at a known level. With the logic inputs unconnected, the DH and DL outputs pull low as V<sub>DD</sub> rises up above the UVLO threshold. The PWM output from the controller must assume a proper state while powering up the device.

### **Applications Information**

#### Supply Bypassing and Grounding

Careful attention is required when choosing the bypassing and grounding scheme of the MAX15018\_/ MAX15019\_. Peak supply and output currents may exceed 6A when both drivers are simultaneously driving large external capacitive loads in phase. Supply drops and ground shifts create forms of negative feedback for inverterting topologies and may degrade the delay and transition times. Ground shifts due to insufficient device grounding may also disturb other circuits sharing the same AC ground return path. Any series inductance in the V<sub>DD</sub>, DH, DL, and/or GND paths can cause oscillations due to the very high di/dt when switching the MAX15018\_/MAX15019\_ with any capacitive load. Place one or more 0.1µF ceramic capacitors in parallel from V<sub>DD</sub> to GND as close as possible to the device to bypass the input supply. Use a ground plane to minimize ground return resistance and series inductance. Place the external MOSFETs as close as possible to the MAX15018\_/MAX15019\_ to reduce trace length and further minimize board inductance and AC path resistance.

#### **Power Dissipation**

Power dissipation in the MAX15018\_/MAX15019\_ is primarily due to power loss in the internal boost diode and the internal nMOS and pMOS FETS. For capacitive loads, the total power dissipation for the device is:

where  $C_L$  is the combined capacitive load at DH and DL, V<sub>DD</sub> is the supply voltage, and f<sub>SW</sub> is the switching frequency of the IC. P<sub>D</sub> includes the power dissipated in the internal bootstrap diode (P<sub>DIODE</sub>). The internal power dissipation reduces by P<sub>DIODE</sub>, if an external bootstrap Schottky diode is used. The power dissipation in the internal boost diode (when driving a capacitive load) will be the charge through the diode per switching period multiplied by the maximum diode forward voltage drop (V<sub>F</sub> = 1V) as given in the following equation.

#### $PDIODE = CDH \times (VDD - 1) \times fSW \times VF$

where  $C_{DH}$  is the capacitive load at DH,  $V_{DD}$  is the supply voltage, f<sub>SW</sub> is the switching frequency of the converter, V<sub>F</sub> is the maximum diode forward voltage drop.

The total power dissipation when using the internal boost diode will be P<sub>D</sub> and, when using an external Schottky diode, will be P<sub>D</sub> - P<sub>DIODE</sub>. The total power dissipated in the device must be kept below the maximum of 1.95W for the 8-pin SO with exposed pad at  $T_A = +70^{\circ}C$  ambient.


#### Layout Information

The MAX15018\_/MAX15019\_ drivers source and sink large currents to create very fast rise and fall edges at the gates of the switching MOSFETs. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. Use the following PCB layout guidelines when designing with the MAX15018\_/MAX15019\_:

- It is important that the V<sub>DD</sub> voltage (with respect to ground) or BST voltage (with respect to HS) does not exceed 15V. Voltage spikes higher than 15V from V<sub>DD</sub> to GND or from BST to HS can damage the device. Place one or more low-ESL 0.1µF decoupling ceramic capacitors from V<sub>DD</sub> to GND and from BST to HS as close as possible to the part. The ceramic decoupling capacitors should be at least 20 times the gate capacitance being driven.
- There are two AC current loops formed between the IC and the gate of the MOSFET being driven. The

MOSFET looks like a large capacitance from gate to source when the gate is being pulled low. The active current loop is from the MOSFET driver output (DL or DH) to the MOSFET gate, to the MOSFET source, and to the return terminal of the MOSFET driver (either GND or HS). When the gate of the MOSFET is being pulled high, the active current loop is from the MOS-FET driver output, (DL or DH), to the MOSFET gate, to the MOSFET source, to the return terminal of the drivers decoupling capacitor, to the positive terminal of the decoupling capacitor, and to the supply connection of the MOSFET driver. The decoupling capacitor will be either CBST for the high-side MOSFET or the VDD decoupling capacitor for the low-side MOSFET. Care must be taken to minimize the physical distance and the impedance of these AC current paths.

• Solder the exposed pad of the 8-pin SO-EP package to a large copper plane to achieve the rated power dissipation.



### **Typical Application Circuits**

Figure 2. Half-Bridge Converter Application with Secondary-Side Synchronous Rectification





Figure 3. Two-Switch Forward Application

### Functional Diagrams



### \_Selector Guide

PART	HIGH-SIDE DRIVER	LOW-SIDE DRIVER	LOGIC LEVEL	PIN COMPATIBLE
MAX15018AASA+	Noninverting	Noninverting	CMOS (V <sub>DD</sub> /2)	HIP 2100IB
MAX15018BASA+	Noninverting	Inverting	CMOS (V <sub>DD</sub> /2)	—
MAX15019AASA+	Noninverting	Noninverting	TTL	HIP 2101IB
MAX15019BASA+	Noninverting	Inverting	TTL	_

Chip Information

PROCESS: BiCMOS

### \_Package Information

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.	
8 SO	S8E-14	<u>21-0111</u>	

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	5/08	Initial release	—
1	9/08	Removed future product asterisk for the MAX15018B.	1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2008 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX15018AASA+ MAX15018AASA+T MAX15018BASA+ MAX15018BASA+T MAX15019AASA+T MAX15019BASA+T MAX15019BASA+T MAX15019BASA+T