Open-Drain Output Sub-Microamp Comparators

Features

- Low Quiescent Current: 600 nA/Comparator (typical)
- Rail-to-Rail Input: V_{SS} 0.3V to V_{DD} + 0.3V
- Open-Drain Output: V_{OUT} ≤ 10V
- Propagation Delay: 4 µs (typical, 100 mV Overdrive)
- Wide Supply Voltage Range: 1.6V to 5.5V
- Single Available in SOT-23-5, SC-70-5* Packages
- · Available in Single, Dual and Quad
- Chip Select (CS) with MCP6548
- · Low Switching Current
- · Internal Hysteresis: 3.3 mV (typical)
- · Temperature Ranges:
 - Industrial: -40°C to +85°C
 - Extended: -40°C to +125°C

Typical Applications

- · Laptop Computers
- Mobile Phones
- · Metering Systems
- · Handheld Electronics
- · RC Timers
- · Alarm and Monitoring Circuits
- · Windowed Comparators
- Multivibrators

Related Devices

• CMOS/TTL-Compatible Output: MCP6541/2/3/4

Description

The Microchip MCP6546/6R/6U/7/8/9 family of comparators, is offered in single (MCP6546, MCP6546R, MCP6546U), single with Chip Select (\overline{CS}) (MCP6548), dual (MCP6547) and quad (MCP6549) configurations. The outputs are open-drain and are capable of driving heavy DC or capacitive loads.


These comparators are optimized for low-power, single-supply application with greater than rail-to-rail input operation. The output limits supply current surges and dynamic power consumption while switching. The open-drain output of the MCP6546/6R/6U/7/8/9 family can be used as a level-shifter for up to 10V using a pull-up resistor. It can also be used as a wired-OR logic. The internal input hysteresis eliminates output switching due to internal noise voltage, reducing current draw. These comparators operate with a single-supply voltage as low as 1.6V and draw a quiescent current of less than 1 μ A/comparator.

The related Microchip MCP6541/2/3/4 family of comparators has a push-pull output that supports rail-to-rail output swing and interfaces with CMOS/TTL logic.

Note that SC-70-5 E-Temp parts are not available at this release of the data sheet.

The MCP6546U SOT-23-5 is E-Temp only.

Package Types



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

| V _{DD} - V _{SS} 7. | .0V |
|---|-----|
| Open-Drain OutputV _{SS} + 10. | .5V |
| Analog Input (V_{IN} +, V_{IN} -)†† V_{SS} - 1.0V to V_{DD} + 1. | .0V |
| All Other Inputs and Outputs V_{SS} - 0.3V to V_{DD} + 0. | .3V |
| Difference Input Voltage V _{DD} - V | ssl |
| Output Short-Circuit CurrentContinuo | ous |
| Current at Input Pins±2 r | mΑ |
| Current at Output and Supply Pins±30 r | mΑ |
| Storage Temperature (T _S)65°C to +150 |)°C |
| Maximum Junction Temperature (T _J)+150 |)°C |
| ESD Protection on all Pins: | |
| (HBM;MM)2 kV;200V (MCP6546 | 3U) |
| (HBM;MM) 4 kV; 200V (all other par | |

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

†† See Section 4.1.2 "Input Voltage and Current Limits".

DC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{IN} + = V_{DD} /2, V_{IN} - = V_{SS} , R_{PU} = 2.74 kΩ to V_{PU} = V_{DD} (Refer to Figure 1-3).

| /N vss, rpu - 2.74 ksz to vpu - vbb (recei to rigule 1-5). | | | | | | | | |
|--|------------------------------|----------------------|--------|----------------------|--------------------|---|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | |
| Power Supply | | | | | | | | |
| Supply Voltage | V_{DD} | 1.6 | _ | 5.5 | V | $V_{PU} \ge V_{DD}$ | | |
| Quiescent Current per | IQ | 0.3 | 0.6 | 1 | μA | I _{OUT} = 0 | | |
| Comparator | | | | | | | | |
| Input | _ | | | | | | | |
| Input Voltage Range | V_{CMR} | V _{SS} -0.3 | _ | V _{DD} +0.3 | V | | | |
| Common-mode Rejection Ratio | CMRR | 55 | 70 | | dB | $V_{DD} = 5V$, $V_{CM} = -0.3V$ to 5.3V | | |
| Common-mode Rejection Ratio | CMRR | 50 | 65 | _ | dB | $V_{DD} = 5V, V_{CM} = 2.5V \text{ to } 5.3V$ | | |
| Common-mode Rejection Ratio | CMRR | 55 | 70 | _ | dB | $V_{DD} = 5V$, $V_{CM} = -0.3V$ to 2.5V | | |
| Power Supply Rejection Ratio | PSRR | 63 | 80 | _ | dB | V _{CM} = V _{SS} | | |
| Input Offset Voltage | Vos | -7.0 | ±1.5 | +7.0 | mV | V _{CM} = V _{SS} (Note 1) | | |
| Drift with Temperature | $\Delta V_{OS}/\Delta T_{A}$ | _ | ±3 | _ | μV/°C | $T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$ | | |
| Input Hysteresis Voltage | V_{HYST} | 1.5 | 3.3 | 6.5 | mV | V _{CM} = V _{SS} (Note 1) | | |
| Linear Temp. Co. | TC ₁ | _ | 6.7 | _ | μV/°C | $T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$ (Note 2) | | |
| Quadratic Temp. Co. | TC ₂ | _ | -0.035 | _ | μV/°C ² | $T_A = -40$ °C to +125°C, $V_{CM} = V_{SS}$ (Note 2) | | |
| Input Bias Current | Ι _Β | _ | 1 | _ | pА | $V_{CM} = V_{SS}$ | | |
| At Temperature (I-Temp parts) | Ι _Β | _ | 25 | 100 | pА | $T_A = +85^{\circ}C, V_{CM} = V_{SS}$ (Note 3) | | |
| At Temperature (E-Temp parts) | Ι _Β | _ | 1200 | 5000 | pA | T _A = +125°C, V _{CM} = V _{SS} (Note 3) | | |
| Input Offset Current | I _{os} | _ | ±1 | _ | pА | V _{CM} = V _{SS} | | |

- **Note 1:** The input offset voltage is the center of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.
 - 2: V_{HYST} at differential temperatures is estimated using: V_{HYST} (T_A) = V_{HYST} + (T_A -25°C) TC₁ + (T_A 25°C)²TC₂.
 - 3: Input bias current at temperature is not tested for the SC-70-5 package.
 - **4:** Do not short the output above V_{SS} + 10V. Limit the output current to Absolute Maximum Rating of 30 mA. The minimum V_{PU} test limit was V_{DD} before Dec. 2004 (week code 52).

DC CHARACTERISTICS (CONTINUED)

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{IN} + = V_{DD} /2, V_{IN} - = V_{SS} , R_{PLI} = 2.74 kΩ to V_{PLI} = V_{DD} (Refer to Figure 1-3).

| TIN TSS, TPU 2.7 Final to TPU TDD (Final to Figure 1 o). | | | | | | | |
|--|-------------------|----------|----------------------|----------------------|-------|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | |
| Common-mode Input Impedance | Z _{CM} | _ | 10 ¹³ 4 | _ | Ω pF | | |
| Differential Input Impedance | Z _{DIFF} | _ | 10 ¹³ 2 | _ | Ω pF | | |
| Open-Drain Output | | | | | | | |
| Output Pull-Up Voltage | V _{PU} | 1.6 | _ | 10 | V | (Note 4) | |
| High-Level Output Current | I _{OH} | -100 | _ | _ | nA | V _{DD} = 1.6V to 5.5V, V _{PU} = 10V (Note 4) | |
| Low-Level Output Voltage | V _{OL} | V_{SS} | _ | V _{SS} +0.2 | V | I_{OUT} = 2 mA, V_{PU} = V_{DD} = 5V | |
| Short-Circuit Current | I _{SC} | | ±1.5 | _ | mA | V _{PU} = V _{DD} = 1.6V (Note 4) | |
| | I _{SC} | ı | 30 | _ | mA | V _{PU} = V _{DD} = 5.5V (Note 4) | |
| Output Pin Capacitance | C _{OUT} | _ | 8 | _ | pF | | |

- **Note 1:** The input offset voltage is the center of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.
 - 2: V_{HYST} at differential temperatures is estimated using: V_{HYST} (T_A) = V_{HYST} + (T_A -25°C) TC_1 + (T_A 25°C) 2TC_2 .
 - 3: Input bias current at temperature is not tested for the SC-70-5 package.
 - **4:** Do not short the output above V_{SS} + 10V. Limit the output current to Absolute Maximum Rating of 30 mA. The minimum V_{PU} test limit was V_{DD} before Dec. 2004 (week code 52).

AC CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{IN} + = V_{DD} /2, Step = 200 mV, Overdrive = 100 mV, R_{PU} = 2.74 k Ω to V_{PU} = V_{DD} , and C_L = 36 pF (Refer to Figure 1-2 and Figure 1-3).

| Parameters | Sym | Min | Тур | Max | Units | Conditions |
|---------------------------------|------------------|-----|------|-----|---------------|------------------------|
| Fall Time | t _F | _ | 0.7 | _ | μs | (Note 1) |
| Propagation Delay (High-to-Low) | t _{PHL} | | 4.0 | 8.0 | μs | |
| Propagation Delay (Low-to-High) | t _{PLH} | _ | 3.0 | 8.0 | μs | (Note 1) |
| Propagation Delay Skew | t _{PDS} | _ | -1.0 | _ | μs | (Note 1 and Note 2) |
| Maximum Toggle Frequency | f _{MAX} | _ | 225 | _ | kHz | V _{DD} = 1.6V |
| | f _{MAX} | _ | 165 | _ | kHz | V _{DD} = 5.5V |
| Input Noise Voltage | E _{ni} | _ | 200 | _ | μV_{P-P} | 10 Hz to 100 kHz |

- Note 1: t_R and t_{PLH} depend on the load (R_L and C_L); these specifications are valid for the indicated load only.
 - **2:** Propagation Delay Skew is defined as: $t_{PDS} = t_{PLH} t_{PHL}$.

MCP6548 CHIP SELECT (CS) CHARACTERISTICS

Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = 25°C, V_{IN} + = V_{DD} /2, V_{IN} - = V_{SS} , R_{PU} = 2.74 kΩ to V_{PU} = V_{DD} , and C_L = 36 pF (Refer to Figure 1-1 and Figure 1-3).

| 1111 133,140 = | VIN = V _{SS} , 1γ ₀ = 2.74 κ ₂ 2 το V _{PO} = V _{DD} , and σ _L = 30 μ (1/celet to Figure 1-1 and Figure 1-3). | | | | | | | | |
|--|--|---------------------|-----|------------------------|-------|--|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | |
| CS Low Specifications | | | | | | | | | |
| CS Logic Threshold, Low | V _{IL} | V_{SS} | _ | 0.2 V _{DD} | V | | | | |
| CS Input Current, Low | I _{CSL} | _ | 5 | _ | pА | CS = V _{SS} | | | |
| CS High Specifications | | | | | | | | | |
| CS Logic Threshold, High | V _{IH} | 0.8 V _{DD} | | V_{DD} | V | | | | |
| CS Input Current, High | I _{CSH} | _ | 1 | _ | pА | CS = V _{DD} | | | |
| CS Input High, V _{DD} Current | I _{DD} | _ | 18 | _ | pА | CS = V _{DD} | | | |
| CS Input High, GND Current | I _{SS} | _ | -20 | _ | pА | CS = V _{DD} | | | |
| Comparator Output Leakage | I _{O(LEAK)} | | 1 | 1 | pА | $V_{OUT} = V_{SS} + 10V, \overline{CS} = V_{DD}$ | | | |
| CS Dynamic Specifications | | | | | | | | | |
| CS Low to Comparator Output Low Turn-on Time | t _{ON} | | 2 | 50 | ms | $\overline{\text{CS}}$ = 0.2V _{DD} to V _{OUT} = V _{DD} /2, V _{IN} - = V _{DD} | | | |
| CS High to Comparator Output High Z Turn-off Time | t _{OFF} | _ | 10 | _ | μs | $\overline{\text{CS}}$ = 0.8V _{DD} to V _{OUT} = V _{DD} /2, V _{IN} - = V _{DD} | | | |
| CS Hysteresis | V _{CS_HYST} | _ | 0.6 | _ | V | V _{DD} = 5V | | | |




FIGURE 1-1: Timing Diagram for the $\overline{\text{CS}}$ pin on the MCP6548.




FIGURE 1-2: Propagation Delay Timing Diagram.

TEMPERATURE CHARACTERISTICS

| Electrical Specifications: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V and V_{SS} = GND. | | | | | | | | | |
|--|----------------|-----|-------|------|-------|------------|--|--|--|
| Parameters | Sym | Min | Тур | Max | Units | Conditions | | | |
| Temperature Ranges | | | | | | | | | |
| Specified Temperature Range | T _A | -40 | _ | +85 | °C | | | | |
| Operating Temperature Range | T _A | -40 | _ | +125 | °C | Note | | | |
| Storage Temperature Range | T _A | -65 | _ | +150 | °C | | | | |
| Thermal Package Resistances | | | | | | | | | |
| Thermal Resistance, 5L-SC-70 | θ_{JA} | _ | 331 | _ | °C/W | | | | |
| Thermal Resistance, 5L-SOT-23 | θ_{JA} | _ | 220.7 | _ | °C/W | | | | |
| Thermal Resistance, 8L-MSOP | θ_{JA} | _ | 211 | _ | °C/W | | | | |
| Thermal Resistance, 8L-PDIP | θ_{JA} | _ | 89.3 | _ | °C/W | | | | |
| Thermal Resistance, 8L-SOIC | θ_{JA} | _ | 149.5 | _ | °C/W | | | | |
| Thermal Resistance, 14L-PDIP | θ_{JA} | | 70 | _ | °C/W | | | | |
| Thermal Resistance, 14L-SOIC | θ_{JA} | | 95.3 | _ | °C/W | | | | |
| Thermal Resistance, 14L-TSSOP | θ_{JA} | _ | 100 | _ | °C/W | | | | |

Note: The MCP6546/6R/6U/7/8/9 I-Temp family operates over this extended temperature range, but with reduced performance. In any case, the Junction Temperature (T_J) must not exceed the absolute maximum specification of +150°C.

1.1 Test Circuit Configuration

This test circuit configuration is used to determine the AC and DC specifications.




FIGURE 1-3: AC and DC Test Circuit for the Open-Drain Output Comparators.

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or quaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated, V_{DD} = +1.6V to +5.5V, V_{SS} = GND, T_A = +25°C, V_{IN} + = V_{DD} /2, V_{IN} - = GND, R_{PU} = 2.74 k Ω to V_{PU} = V_{DD} , and C_L = 36 pF.




FIGURE 2-1:

Input Offset Voltage at

 $V_{CM} = V_{SS}$





FIGURE 2-2: $V_{CM} = V_{SS}$

Input Offset Voltage Drift at



The MCP6546/6R/6U/7/8/9 FIGURE 2-3: Comparators Show No Phase Reversal.




FIGURE 2-4:

Input Hysteresis Voltage at

 $V_{CM} = V_{SS}$




FIGURE 2-5: Input Hysteresis Voltage Linear Temp. Co. (TC₁) at $V_{CM} = V_{SS}$.




FIGURE 2-6: Input Hysteresis Voltage Quadratic Temp. Co. (TC₂) at $V_{CM} = V_{SS}$.




FIGURE 2-7: Input Offset Voltage vs. Ambient Temperature at $V_{CM} = V_{SS}$.




FIGURE 2-8: Input Offset Voltage vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-9: Input Offset Voltage vs. Common-mode Input Voltage at $V_{DD} = 5.5V$.




FIGURE 2-10: Input Hysteresis Voltage vs. Ambient Temperature at $V_{CM} = V_{SS}$.




FIGURE 2-11: Input Hysteresis Voltage vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-12: Input Hysteresis Voltage vs. Common-mode Input Voltage at $V_{DD} = 5.5V$.




FIGURE 2-13: CMRR,PSRR vs. Ambient Temperature.




FIGURE 2-14: Input Bias Current, Input Offset Current vs. Ambient Temperature.




FIGURE 2-15: Quiescent Current vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-16: Input Bias Current, Input Offset Current vs. Common-mode Input Voltage.




FIGURE 2-17: Quiescent Current vs. Power Supply Voltage.




FIGURE 2-18: Quiescent Current vs. Common-mode Input Voltage at $V_{DD} = 5.5V$.




FIGURE 2-19: Supply Current vs. Pull-Up Voltage.




FIGURE 2-20: Supply Current vs. Toggle Frequency.




FIGURE 2-21: Output Voltage Headroom vs. Output Current at $V_{DD} = 1.6V$.




FIGURE 2-22: Supply Current vs. Pull-Up to Supply Voltage Difference.




FIGURE 2-23: Output Short Circuit Current Magnitude vs. Power Supply Voltage.




FIGURE 2-24: Output Voltage Headroom vs. Output Current at $V_{DD} = 5.5V$.




FIGURE 2-25: High-to-Low Propagation Delay.




FIGURE 2-26: Propagation Delay Skew.




FIGURE 2-27: Propagation Delay vs. Power Supply Voltage.




FIGURE 2-28: Low-to-High Propagation Delay.




FIGURE 2-29: Propagation Delay vs. Ambient Temperature.




FIGURE 2-30: Propagation Delay vs. Input Overdrive.




FIGURE 2-31: Propagation Delay vs. Common-mode Input Voltage at $V_{DD} = 1.6V$.




FIGURE 2-32: Propagation Delay vs. Pull-up Resistor.




FIGURE 2-33: Propagation Delay vs. Pull-up Voltage.




FIGURE 2-34: Propagation Delay vs. Common-mode Input Voltage at $V_{DD} = 5.5V$.




FIGURE 2-35: Propagation Delay vs. Load Capacitance.




FIGURE 2-36: Output Leakage Current $(CS = V_{DD})$ vs. Output Voltage (MCP6548 only).




FIGURE 2-37: Supply Current (Shoot-through Current) vs. Chip Select (CS) Voltage at $V_{DD} = 1.6V$ (MCP6548 only).




FIGURE 2-38: Supply Current (Charging Current) vs. Chip Select (CS) Pulse at $V_{DD} = 1.6V$ (MCP6548 only).




FIGURE 2-39: Chip Select (CS) Step Response (MCP6548 only).




FIGURE 2-40: Supply Current (Shoot-through Current) vs. Chip Select (CS) Voltage at $V_{DD} = 5.5V$ (MCP6548 only).




FIGURE 2-41: Supply Current (Charging Current) vs. Chip Select (CS) Pulse at $V_{DD} = 5.5V$ (MCP6548 only).




FIGURE 2-42: Input Bias Current vs. Input Voltage.

3.0 PIN DESCRIPTIONS

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

| MCP6546 | MCP6546 | MCP6546R | MCP6546U | MCP6547 | MCP6548 | MCP6549 | Symbol | Description |
|------------------------|------------------|--------------|------------------------|------------------------|------------------------|-------------------------|---------------------------------------|-----------------------------------|
| PDIP, SOIC, MSOP | SC-70, SOT-23 | SOT- 23-5 | SC-70, SOT- 23-5 | PDIP, SOIC, MSOP | PDIP, SOIC, MSOP | PDIP, SOIC, TSSOP | | |
| 6 | 1 | 1 | 4 | 1 | 6 | 1 | OUT, OUTA | Digital Output (Comparator A) |
| 2 | 4 | 4 | 3 | 2 | 2 | 2 | V _{IN} -, V _{INA} - | Inverting Input (Comparator A) |
| 3 | 3 | 3 | 1 | 3 | 3 | 3 | V _{IN} +, V _{INA} + | Noninverting Input (Comparator A) |
| 7 | 5 | 2 | 5 | 8 | 7 | 4 | V_{DD} | Positive Power Supply |
| _ | _ | _ | _ | 5 | _ | 5 | V _{INB} + | Noninverting Input (Comparator B) |
| | _ | _ | _ | 6 | _ | 6 | V _{INB} - | Inverting Input (Comparator B) |
| _ | _ | _ | _ | 7 | _ | 7 | OUTB | Digital Output (Comparator B) |
| _ | _ | _ | _ | _ | _ | 8 | OUTC | Digital Output (Comparator C) |
| _ | _ | _ | _ | _ | _ | 9 | V _{INC} - | Inverting Input (Comparator C) |
| _ | _ | _ | _ | _ | _ | 10 | V _{INC} + | Noninverting Input (Comparator C) |
| 4 | 2 | 5 | 2 | 4 | 4 | 11 | V_{SS} | Negative Power Supply |
| _ | _ | _ | _ | _ | _ | 12 | V _{IND} + | Noninverting Input (Comparator D) |
| _ | _ | _ | _ | _ | _ | 13 | V _{IND} - | Inverting Input (Comparator D) |
| | | | | | | 14 | OUTD | Digital Output (Comparator D) |
| _ | _ | _ | _ | _ | 8 | _ | CS | Chip Select |
| 1, 5, 8 | | _ | | _ | 1, 5 | | NC | No Internal Connection |

3.1 Analog Inputs

The comparator noninverting and inverting inputs are high-impedance CMOS inputs with low bias currents.

3.2 CS Digital Input

This is a CMOS, Schmitt-triggered input that places the part into a low-power mode of operation.

3.3 Digital Outputs

The comparator outputs are CMOS, open-drain digital outputs. They are designed to make level shifting and wired-OR easy to implement.

3.4 Power Supply (V_{SS} and V_{DD})

The positive power supply pin (V_{DD}) is 1.6V to 5.5V higher than the negative power supply pin (V_{SS}) . For normal operation, the other pins are at voltages between V_{SS} and V_{DD} , except the output pins which can be as high as 10V above V_{SS} .

Typically, these parts are used in a single (positive) supply configuration. In this case, V_{SS} is connected to ground and V_{DD} is connected to the supply. V_{DD} will need a local bypass capacitor (typically 0.01 μ F to 0.1 μ F) within 2 mm of the V_{DD} pin. These pins can share a bulk capacitor with nearby analog parts (within 100 mm), but it is not required.

4.0 APPLICATION INFORMATION

The MCP6546/6R/6U/7/8/9 family of push-pull output comparators are fabricated on Microchip's state-of-theart CMOS process. They are suitable for a wide range of applications requiring very low-power consumption.

4.1 Comparator Inputs

4.1.1 PHASE REVERSAL

The MCP6546/6R/6U/7/8/9 comparator family uses CMOS transistors at the input. They are designed to prevent phase inversion when the input pins exceed the supply voltages. Figure 2-3 shows an input voltage exceeding both supplies with no resulting phase inversion.

4.1.2 INPUT VOLTAGE AND CURRENT LIMITS

The ESD protection on the inputs can be depicted as shown in Figure 4-1. This structure was chosen to protect the input transistors, and to minimize input bias current (IB). The input ESD diodes clamp the inputs when they try to go more than one diode drop below $V_{SS}.$ They also clamp any voltages that go too far above $V_{DD};$ their breakdown voltage is high enough to allow normal operation, and low enough to bypass ESD events within the specified limits.




FIGURE 4-1: Simplified Analog Input ESD Structures.

In order to prevent damage and/or improper operation of these amplifiers, the circuits they are in must limit the currents (and voltages) at the $V_{IN}+$ and $V_{IN}-$ pins (see Absolute Maximum Ratings \dagger at the beginning of Section 1.0 "Electrical Characteristics"). Figure 4-3 shows the recommended approach to protecting these inputs. The internal ESD diodes prevent the input pins $(V_{IN}+$ and $V_{IN}-)$ from going too far below ground, and the resistors R_1 and R_2 limit the possible current drawn out of the input pin. Diodes D_1 and D_2 prevent the input pin $(V_{IN}+$ and $V_{IN}-)$ from going too far above $V_{DD}.$ When implemented as shown, resistors R_1 and R_2 also limit the current through D_1 and $D_2.$




FIGURE 4-2: Protecting the Analog Inputs.

It is also possible to connect the diodes to the left of the resistors R_1 and $\mathsf{R}_2.$ In this case, the currents through diodes D_1 and D_2 need to be limited by some other mechanism. The resistor then serves as in-rush current limiter; the DC current into the input pins (V_{IN}+ and V_{IN}-) should be very small.

A significant amount of current can flow out of the inputs when the Common-mode voltage (V_{CM}) is below ground (V_{SS}); see Figure 2-42. Applications that are high-impedance may need to limit the usable voltage range.

4.1.3 NORMAL OPERATION

The input stage of this family of devices uses two differential input stages in parallel: one operates at low input voltages and the other at high input voltages. With this topology, the input voltage is 0.3V above V_{DD} and 0.3V below V_{SS} . The input offset voltage is measured at both V_{SS} - 0.3V and $V_{DD}\!+$ 0.3V to ensure proper operation.

The MCP6546/6R/6U/7/8/9 family has internally set hysteresis that is small enough to maintain input offset accuracy (<7 mV), and large enough to eliminate output chattering caused by the comparator's own input noise voltage (200 μ V_{P-P}). Figure 4-3 illustrates this capability.




FIGURE 4-3: The MCP6546/6R/6U/7/8/9 Comparators' Internal Hysteresis Eliminates Output Chatter Caused by Input Noise Voltage.

4.2 Open-Drain Output

The open-drain output is designed to make level-shifting and wired-OR logic easy to implement. The output can go as high as 10V for 9V battery-powered applications. The output stage minimizes switching current (shoot-through current from supply-to-supply) when the output changes state. See Figure 2-15, Figure 2-18 and Figure 2-37 through Figure 2-41 for more information.

4.3 MCP6548 Chip Select (CS)

The MCP6548 is a single comparator with a Chip Select ($\overline{\text{CS}}$) pin. When $\overline{\text{CS}}$ is pulled high, the total current consumption drops to 20 pA (typical). 1 pA (typical) flows through the $\overline{\text{CS}}$ pin, 1 pA (typical) flows through the output pin and 18 pA (typical) flows through the V_{DD} pin, as shown in Figure 1-1. When this happens, the comparator output is put into a high-impedance state. By pulling $\overline{\text{CS}}$ low, the comparator will not operate properly. Figure 1-1 shows the output voltage and supply current response to a $\overline{\text{CS}}$ pulse.

The internal $\overline{\text{CS}}$ circuitry is designed to minimize glitches when cycling the $\overline{\text{CS}}$ pin. This helps conserve power, which is especially important in battery-powered applications.

4.4 Externally Set Hysteresis

Greater flexibility in selecting hysteresis, or input trip points, is achieved by using external resistors.

Input offset voltage (V_{OS}) is the center (average) of the (input-referred) low-high and high-low trip points. Input hysteresis voltage (V_{HYST}) is the difference between the same trip points. Hysteresis reduces output chattering when one input is slowly moving past the other, thus reducing dynamic supply current. It also helps in systems where it is best not to cycle between states too frequently (e.g., air conditioner thermostatic control).

4.4.1 INVERTING CIRCUIT

Figure 4-4 shows an inverting circuit for a single-supply application using three resistors, besides the pull-up resistor. The resulting hysteresis diagram is shown in Figure 4-5.




FIGURE 4-4: Inverting Circuit with Hysteresis.




FIGURE 4-5: Hysteresis Diagram for the Inverting Circuit.

In order to determine the trip voltages (V_{THL} and V_{TLH}) for the circuit shown in Figure 4-4, R_2 and R_3 can be simplified to the Thevenin equivalent circuit with respect to V_{DD} as shown in Figure 4-6.




FIGURE 4-6:

Thevenin Equivalent Circuit.

EQUATION 4-1:

$$R_{23} = \frac{R_2 R_3}{R_2 + R_3}$$

$$V_{23} = \frac{R_3}{R_2 + R_3} \times V_{DD}$$

Using this simplified circuit, the trip voltage can be calculated using the following equation:

EQUATION 4-2:

$$V_{THL} = V_{PU} \left(\frac{R_{23}}{R_{23} + R_F + R_{PU}} \right) + V_{23} \left(\frac{R_F + R_{PU}}{R_{23} + R_F + R_{PU}} \right)$$

$$V_{TLH} = V_{OL} \left(\frac{R_{23}}{R_{23} + R_F} \right) + V_{23} \left(\frac{R_F}{R_{23} + R_F} \right)$$

 V_{TLH} = trip voltage from low to high V_{THI} = trip voltage from high to low

Figure 2-21 and Figure 2-24 can be used to determine typical values for V_{OL} . This voltage is dependent on the output current I_{OL} as shown in Figure 4-4. This current can be determined using the equation below:

EQUATION 4-3:

$$\begin{split} I_{OL} &= I_{PU} + I_{RF} \\ I_{OL} &= \left(\frac{V_{PU} - V_{OL}}{R_{PU}} \right) + \left(\frac{V_{23} - V_{OL}}{R_{23} + R_{F}} \right) \end{split}$$

V_{OH} can be calculated using the equation below:

EQUATION 4-4:

$$V_{OH} = (V_{PU} - V_{23}) \times \left(\frac{R_{23} + R_F}{R_{23} + R_F + R_{PU}}\right)$$

As explained in **Section 4.1 "Comparator Inputs"**, it is important to keep the noninverting input below V_{DD} +0.3V when V_{PU} > V_{DD} .

4.5 Supply Bypass

With this family of comparators, the power supply pin (V_{DD} for single supply) should have a local bypass capacitor (i.e., 0.01 μF to 0.1 μF) within 2 mm for good edge-rate performance.

4.6 Capacitive Loads

Reasonable capacitive loads (e.g., logic gates) have little impact on propagation delay (see Figure 2-27). The supply current increases with increasing toggle frequency (Figure 2-30), especially with higher capacitive loads.

4.7 Battery Life

In order to maximize battery life in portable applications, use large resistors and small capacitive loads. Avoid toggling the output more than necessary. Do not use Chip Select (CS) too frequently, in order to conserve power. Capacitive loads will draw additional power at start-up.

4.8 PCB Surface Leakage

In applications where low input bias current is critical, PCB (Printed Circuit Board) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5 pA of current to flow. This is greater than the MCP6546/6R/6U/7/8/9 family's bias current at 25°C (1 pA, typical).

The easiest way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 4-7.




FIGURE 4-7: Example Guard Ring Layout for Inverting Circuit.

For the Inverting Configuration (Figure 4-4 and Figure 4-7):

- a) Connect the guard ring to the noninverting input pin $(V_{IN}+)$. This biases the guard ring to the same reference voltage as the comparator (e.g., $V_{DD}/2$ or ground).
- b) Connect the inverting pin (V_{IN}-) to the input pad, without touching the guard ring.

4.9 Unused Comparators

An unused amplifier in a quad package (MCP6549) should be configured as shown in Figure 4-8. This circuit prevents the output from toggling and causing crosstalk. It uses the minimum number of components and draws minimal current (see Figure 2-15 and Figure 2-18).




FIGURE 4-8: Unused Comparators.

4.10 Typical Applications

4.10.1 PRECISE COMPARATOR

Some applications require higher DC precision. An easy way to solve this problem is to use an amplifier (such as the MCP6041) to gain-up the input signal before it reaches the comparator. Figure 4-9 shows an example of this approach.




FIGURE 4-9: Precise Inverting Comparator.

4.10.2 WINDOWED COMPARATOR

Figure 4-10 shows one approach to designing a windowed comparator. The wired-OR connection produces a high output (logic 1) when the input voltage is between V_{RB} and V_{RT} (where $V_{RT} > V_{RB}$).





FIGURE 4-10: Windowed Comparator.

5.0 PACKAGING INFORMATION

5.1 Package Marking Information

5-Lead SC-70 (MCP6546, MCP6546U)



| Device | I-Temp Code | E-Temp Code |
|----------|----------------|----------------|
| MCP6546 | ACNN | Note 2 |
| MCP6546U | BBNN | Note 2 |

Note 1: I-Temp parts prior to March 2005 are marked "ACN"

2: SC-70-5 E-Temp parts not available at this release of the data sheet.

AC25

Example: (I-temp)


5-Lead SOT-23 (MCP6546, MCP6546R, MCP6546U)



| Device | I-Temp Code | E-Temp Code |
|----------|----------------|----------------|
| MCP6546 | ACNN | GWNN |
| MCP6546R | AHNN | GXNN |
| MCP6546U | _ | AWNN |

Note: Applies to 5-Lead SOT-23

Example: (I-temp)



8-Lead PDIP (300 mil) (MCP6546, MCP6547, MCP6548, MCP6549)






OR

Examples:



8-Lead SOIC (150 mil) (MCP6546, MCP6547, MCP6548, MCP6549)





OR



Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

93 Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (e3)

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.


Package Marking Information (Continued)

8-Lead MSOP (MCP6546, MCP6547, MCP6548)







14-Lead PDIP (300 mil) (MCP6549)











OR


Legend: XX...X Customer-specific information Υ Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week '01') NNN Alphanumeric traceability code (e3) Pb-free JEDEC designator for Matte Tin (Sn)

This package is Pb-free. The Pb-free JEDEC designator (e3)


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

Package Marking Information (Continued)


14-Lead SOIC (150 mil) (MCP6549)




Example:




OR



14-Lead TSSOP (MCP6549)




Example:





Legend: XX...X Customer-specific information
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code


B Pb-free JEDEC designator for Matte Tin (Sn)
This package is Pb-free. The Pb-free JEDEC designator (e3)

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.










| | 3 🗆 | | 44 1 1 1 1 1 1 1 1 1 1 | |
|-------------|-----|-----|-------------------------------|-----|
| | | □ 5 | 5 □ □ | |
| 5 | 5 | | | |
| 1 | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| . 00140011 | 4 | | | □□9 |
| 4000000/ 00 | | | | □□9 |
| 4000000000 | | | | |

5-Lead Plastic Small Outline Transistor (LT) [SC70]



RECOMMENDED LAND PATTERN

| | Units | N | IILLIMETER | S |
|-----------------------|------------------|------|-------------------|------|
| Dimension | Dimension Limits | | NOM | MAX |
| Contact Pitch | E | | 0.65 BSC | |
| Contact Pad Spacing | С | | 2.20 | |
| Contact Pad Width | Х | | | 0.45 |
| Contact Pad Length | Υ | | | 0.95 |
| Distance Between Pads | G | 1.25 | | |
| Distance Between Pads | Gx | 0.20 | | |


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2061A


محصه مستوم في مستوم في المستوم في المستوم المستوم المحمود المستوم المعروب المستوم المس



| | 3 🗆 | | 44 3 3 3 3 | | |
|---------------|-----|------|-------------------|-----|--|
| | | □ [5 | 5 □ □ | | |
| 5 00 000001 0 | 5 | | | | |
| 4 | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| o, ooo4ooo | | | | | |
| | 4 | | | □9□ | |
| | 4□ | | | | |
| | ф | | | | |
| 400000/ 00 | | | | □□9 | |
| 4000 00 | | | | | |

5-Lead Plastic Small Outline Transistor (OT) [SOT-23]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




| | MILLIMETERS | | | |
|-------------------------|-------------|----------|------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | Е | 0.95 BSC | | |
| Contact Pad Spacing | С | | 2.80 | |
| Contact Pad Width (X5) | Х | | | 0.60 |
| Contact Pad Length (X5) | Υ | | | 1.10 |
| Distance Between Pads | G | 1.70 | | |
| Distance Between Pads | GX | 0.35 | | |
| Overall Width | Z | | | 3.90 |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2091A




| | 3 💷 | | 5 □: □□ | | |
|---------------|--------------|-----|----------------|--|--|
| | 4 🗆 🗆 | □ 5 | 5 🗆 🗆 | | |
| 5 | 5 | | | | |
| 1 | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | □9□ | | |
| comboomed mee | 4 | | | | |
| 400000/00 | | | | | |
| 3 | | | ⊞9□ | | |
| 4 | | | | | |
| | | | | | |

on 1 mm, a normalization of, an $\mathbf{0}$ normalization minimization and

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]


Note: ©orithe most current package drawings please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057C Sheet 1 of 2

8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]

lote: □orthetmostcurrentpackagetdrawingstpleasetseethetMicrochiptPackagingtSpecificationtlocatedtat□ http://www.microchiptcomtpackaging



| Units | | MILLIMETERS | | |
|--------------------------|-----------|-------------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Number of Pins | N | | 8 | |
| Pitch | е | | 1.27 BSC | |
| Overall Height | Α | ı | ı | 1.75 |
| Molded Package Thickness | A2 | 1.25 | ı | - |
| Standoff § | A1 | 0.10 | 1 | 0.25 |
| Overall Width | Е | 6.00 BSC | | |
| Molded Package Width | E1 | 3.90 BSC | | |
| Overall Length | D | 4.90 BSC | | |
| Chamfer (Optional) | h | 0.25 | ı | 0.50 |
| Foot Length | L | 0.40 | - | 1.27 |
| Footprint | L1 | | 1.04 REF | |
| Foot Angle | φ | 0° | ı | 8° |
| Lead Thickness | С | 0.17 | - | 0.25 |
| Lead Width | b | 0.31 | ı | 0.51 |
| Mold Draft Angle Top | α | 5° | = | 15° |
| Mold Draft Angle Bottom | β | 5° | - | 15° |

Notes:


- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-057C Sheet 2 of 2

omocom a mana amb came ama came m concern a mocons α



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|-------------------------|--------|-----|-------------|------|--|
| Dimension | Limits | MIN | NOM | MAX | |
| Contact Pitch | Е | | 1.27 BSC | | |
| Contact Pad Spacing | С | | 5.40 | | |
| Contact Pad Width (X8) | X1 | | | 0.60 | |
| Contact Pad Length (X8) | Y1 | | | 1.55 | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2057A

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-111C Sheet 1 of 2

8-Lead Plastic Micro Small Outline Package (MS) [MSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Units | | MILLIMETERS | | |
|--------------------------|--------|-------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Pins | N | | 8 | |
| Pitch | е | | 0.65 BSC | |
| Overall Height | Α | ı | - | 1.10 |
| Molded Package Thickness | A2 | 0.75 | 0.85 | 0.95 |
| Standoff | A1 | 0.00 | - | 0.15 |
| Overall Width | Е | 4.90 BSC | | |
| Molded Package Width | E1 | 3.00 BSC | | |
| Overall Length | D | | 3.00 BSC | |
| Foot Length | L | 0.40 | 0.60 | 0.80 |
| Footprint | L1 | 0.95 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.08 | - | 0.23 |
| Lead Width | b | 0.22 | - | 0.40 |


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-111C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-065C Sheet 1 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]

te: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| | Units | N | MILLIMETERS | | |
|--------------------------|-------|----------|-------------|------|--|
| Dimension Limits | | MIN | NOM | MAX | |
| Number of Pins | N | | 14 | | |
| Pitch | е | | 1.27 BSC | | |
| Overall Height | Α | i | - | 1.75 | |
| Molded Package Thickness | A2 | 1.25 | - | - | |
| Standoff § | A1 | 0.10 | - | 0.25 | |
| Overall Width | Е | 6.00 BSC | | | |
| Molded Package Width | E1 | 3.90 BSC | | | |
| Overall Length | D | 8.65 BSC | | | |
| Chamfer (Optional) | h | 0.25 | - | 0.50 | |
| Foot Length | L | 0.40 | - | 1.27 | |
| Footprint | L1 | | 1.04 REF | | |
| Lead Angle | Θ | 0° | - | - | |
| Foot Angle | φ | 0° | - | 8° | |
| Lead Thickness | С | 0.10 | - | 0.25 | |
| Lead Width | b | 0.31 | - | 0.51 | |
| Mold Draft Angle Top | α | 5° | _ | 15° | |
| Mold Draft Angle Bottom | β | 5° | - | 15° | |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-065C Sheet 2 of 2

14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]



RECOMMENDED LAND PATTERN

| | Units | | MILLIMETERS | | |
|-----------------------|------------------|------|-------------|------|--|
| Dimension | Dimension Limits | | NOM | MAX | |
| Contact Pitch | E | | 1.27 BSC | | |
| Contact Pad Spacing | С | | 5.40 | | |
| Contact Pad Width | X | | | 0.60 | |
| Contact Pad Length | Y | | | 1.50 | |
| Distance Between Pads | Gx | 0.67 | | | |
| Distance Between Pads | G | 3.90 | | | |

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


Microchip Technology Drawing No. C04-2065A

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: or the most current package drawings please see the Microchip Packaging Specification to cated at http://www.microchip.com/packaging








Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: Corthe most current package drawings please see the Microchip Packaging Specification to cated at the most current packaging to th



| | Units | s MILLIMETERS | | |
|--------------------------|--------|---------------|----------|------|
| Dimension | Limits | MIN | NOM | MAX |
| Number of Pins | N | | 14 | |
| Pitch | е | | 0.65 BSC | |
| Overall Height | Α | = | - | 1.20 |
| Molded Package Thickness | A2 | 0.80 | 1.00 | 1.05 |
| Standoff | A1 | 0.05 | - | 0.15 |
| Overall Width | E | 6.40 BSC | | |
| Molded Package Width | E1 | 4.30 | 4.40 | 4.50 |
| Molded Package Length | D | 4.90 | 5.00 | 5.10 |
| Foot Length | L | 0.45 | 0.60 | 0.75 |
| Footprint | (L1) | 1.00 REF | | |
| Foot Angle | φ | 0° | - | 8° |
| Lead Thickness | С | 0.09 | - | 0.20 |
| Lead Width | b | 0.19 | - | 0.30 |

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2 $\,$

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

| | MILLIMETERS | | | |
|--------------------------|-------------|------|----------|------|
| Dimension Limits | | MIN | NOM | MAX |
| Contact Pitch | E | | 0.65 BSC | |
| Contact Pad Spacing | C1 | | 5.90 | |
| Contact Pad Width (X14) | X1 | | | 0.45 |
| Contact Pad Length (X14) | Y1 | | | 1.45 |
| Distance Between Pads | G | 0.20 | | |

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

APPENDIX A: REVISION HISTORY

Revision H (November 2022)

The following is the list of modifications:

- Updated Section 5.1, Package Marking Information
- Made minor formatting changes throughout the document.

Revision G (February 2012)

The following is the list of modifications:

- Updated the Package Types drawing to correct the device representation of the SC-70 package.
- Updated package temperatures in the Temperature Characteristics table.
- Corrected the marking information table for the 5-Lead SC-70 package (MCP6546 and MCP6546U) in Section 5.1, Package Marking Information.
- Updated the package outline drawings in Section 5.1, Package Marking Information, to show all views for each package.
- · Minor editorial changes.

Revision F (September 2007)

The following is the list of modifications:

- Corrected polarity of MCP6546U SOT-23-5 pinout diagram on the first page.
- Updated package outline drawings in Section 5.1, Package Marking Information per Marcom.

Revision E (September 2006)

The following is the list of modifications:

- Added MCP6546U pinout for the SOT-23-5 package.
- Clarified Absolute Maximum Analog Input Voltage and Current Specifications.
- Added application information on unused comparators.
- · Added disclaimer to package outline drawings.

Revision D (May 2006)

The following is the list of modifications:

- · Added E-Temp parts.
- Changed minimum pull-up voltage specification (V_{PU}) to 1.6V for parts starting Dec. 2004 (week code 52); previous parts are specified at a minimum of V_{DD}.
- Changed V_{HYST} temperature specifications to linear and quadratic temperature coefficients.
- Changed specifications and plots to include E-Temp parts.
- · Added Section 3.0, Pin Descriptions.
- Corrected package markings (Section 5.1, Package Marking Information).
- · Added Appendix A: "Revision History".

Revision C (May 2003)

· Undocumented changes.

Revision B (December 2002)

· Undocumented changes.

Revision A (February 2002)

· Original Release of this Document.

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

| PART NO. | -x /xx | E | kamples: | |
|--------------------|--|------|-----------------|--|
| Device Tem | perature Package ange | a) | MCP6546T-I/LT: | Tape and Reel, Industrial Temperature, 5LD SC-70. |
| | | b) | MCP6546T-I/OT: | Tape and Reel, Industrial Temperature, 5LD SOT-23. |
| Device: | MCP6546: Single Comparator MCP6546T: Single Comparator (Tape and Reel) (SC-70, SOT-23, SOIC, MSOP) | c) | MCP6546-I/MS: | Tape and Reel, Industrial Temperature, 8LD MSOP. |
| | MCP6546RT: Single Comparator (Rotated - Tape and Reel) (SOT-23 only) | d) | MCP6546-E/P: | Extended Temperature, 8LD PDIP. |
| | MCP6546UT: Single Comparator (Tape and Reel) (SC-70, SOT-23)(SOT-23-5 is E-Temp only) MCP6547: Dual Comparator | e) | MCP6546-E/SN: | Extended Temperature, 8LD SOIC. |
| | MCP6547T: Dual Comparator (Tape and Reel for SOIC and MSOP) MCP6548: Single Comparator with CS (Tape and Reel for SOIC and MSOP) MCP6549: Quad Comparator Quad Comparator | a) | MCP6546RT-I/OT: | Tape and Reel, Industrial Temperature, 5LD SOT23. |
| | MCP6549T: Quad Comparator (Tape and Reel for SOIC and TSSOP) | a) | MCP6546UT-E/LT: | Tape and Reel, Industrial Temperature, 5LD SC-70 |
| Temperature Range: | I = -40°C to +85°C E* = -40°C to +125°C * SC-70-5 E-Temp parts not available at this release of the data sheet. | b) | MCP6546UT-E/OT: | Tape and Reel, Extended Temperature, 5LD SOT23. |
| Package: | LT = Plastic Package (SC-70), 5-lead OT = Plastic Small Outline Transistor (SOT-23), 5-lead | a) | MCP6547-I/MS: | Industrial Temperature, 8LD MSOP. |
| | MS = Plastic MSOP, 8-lead P = Plastic DIP (300 mil Body), 8-lead, 14-lead SN = Plastic SOIC (150 mil Body), 8-lead | b) | MCP6547T-I/MS: | Tape and Reel, Industrial Temperature, 8LD MSOP. |
| | SL = Plastic SOIC (150 mil Body), 14-lead (MCP6549) ST = Plastic TSSOP (4.4mm Body), 14-lead (MCP6549) | c) | MCP6547-I/P: | Industrial Temperature, 8LD PDIP. |
| | | - d) | MCP6547-E/SN: | Extended Temperature, 8LD SOIC. |
| | | a) | MCP6548-I/SN: | Industrial Temperature, 8LD SOIC. |
| | | b) | MCP6548T-I/SN: | Tape and Reel, Industrial Temperature, 8LD SOIC. |
| | | c) | MCP6548-I/P: | Industrial Temperature, 8LD PDIP. |
| | | d) | MCP6548-E/SN: | Extended Temperature, 8LD SOIC. |
| | | a) | MCP6549T-I/SL: | Tape and Reel, Industrial Temperature, |
| | | b) | MCP6549T-E/SL: | 14LD SOIC. Tape and Reel, Extended Temperature, |
| | | c) | MCP6549-I/P: | 14LD SOIC. Industrial Temperature, 14LD PDIP. |
| | | d) | MCP6549-E/ST: | Extended Temperature, 14LD TSSOP. |

NOTES:

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable" Code protection is constantly evolving. Microchip is committed to
 continuously improving the code protection features of our products.

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at https://www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2002-2022, Microchip Technology Incorporated and its subsidiaries.

All Rights Reserved.

ISBN: 978-1-6683-1529-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/ support

Web Address:

www.microchip.com

Atlanta Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX

Tel: 281-894-5983 Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Tel: 408-436-4270

Canada - Toronto
Tel: 905-695-1980
Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200 China - Suzhou

Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen
Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631

India - Pune Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo

Tel: 81-3-6880- 3770

Korea - Daegu Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok

Tel: 66-2-694-1351 Vietnam - Ho Chi Minh

Tel: 84-28-5448-2100

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829

Finland - Espoo Tel: 358-9-4520-820

France - Paris
Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79 **Germany - Garching**

Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400

Germany - Heilbronn Tel: 49-7131-72400

Germany - Karlsruhe Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Germany - Rosenheim Tel: 49-8031-354-560

Israel - Ra'anana Tel: 972-9-744-7705

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-742611 Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Netherlands - Drune Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820