

8/10/12-Bit Quad/Octal Voltage Output, 6 LSb INL Digital-to-Analog Converters with SPI Interface

Features

- Operating Voltage Range:
 - 2.7V to 5.5V Full specifications
 - 1.8V to 2.7V Reduced device specifications
- Output Voltage Resolutions:
 - 8-bit: MCP48FXB0X (256 steps)
- 10-bit: MCP48FXB1X (1024 steps)
- 12-bit: MCP48FXB2X (4096 steps)
- · Rail-to-Rail Output
- Fast Settling Time of 7.8 µs (Typical)
- DAC Voltage Reference Source Options:
 - Device V_{DD}
 - External V_{REF} pin (buffered or unbuffered)
 - Internal band gap (1.22V typical)
- Output Gain Options:
 - 1x (unity)
 - 2x (available when not using internal V_{DD} as voltage source)
- Nonvolatile Memory (EEPROM) Option:
 - User-programmable Power-on Reset (POR)/Brown-out Reset (BOR) output setting and device Configuration bits recall
 - Auto-recall of saved DAC register setting
 - Auto-recall of saved device configuration (voltage reference, gain, power-down)
- Power-on/Brown-out Reset Protection
- · Power-Down Modes:
 - Disconnects output buffer (high-impedance)
 - Selection of V_{OUT} pull-down resistors (125 k Ω or 1 k Ω)
- Low-Power Consumption:
 - Normal operation: <2.6 mA (quad), 3.2 mA (octal)
 - Power-down operation: 680 nA typical
 - EEPROM write cycle: 2.2 mA (quad), 2.7 mA (octal) maximum
- SPI Interface:
 - Supports Mode 0,0 and Mode 1,1
 - Up to 20 MHz writes and 10 MHz reads
 - Input buffers support interfacing to low-voltage digital devices
- Package Types: 20-Lead TSSOP, 20-Lead 5 mm x 5 mm VQFN
- Extended Temperature Range: -40°C to +125°C

Package Types



General Description

The MCP48FXBX4/8 devices are a family of buffered voltage output Digital-to-Analog Converters (DAC), with the following options:

- · Quad or octal output channel configurations
- 8/10/12-bit resolution
- · Volatile or nonvolatile user memory

The quad and octal options differ only by the number of output channels. The volatile and nonvolatile versions have an identical analog circuit structure.

There are three voltage reference sources: the external V_{REF} pin, the device's V_{DD} or an internal band gap voltage source.

When the V_{DD} mode is selected, it is internally connected to the DAC's reference circuit. When the external V_{REF} pin is used, the user has the option to select between a gain of 1 and 2 if the Buffered mode is used, or the internal buffer can be bypassed entirely in the External V_{REF} Unbuffered mode.

In the Internal Band Gap Voltage Reference mode, the gain can be selected between 2 and 4.

This family of devices features WiperLock[™] functionality, which prevents inadvertent changes of the output value. It uses a high voltage on a specific pin, together with dedicated commands, to lock the values that are stored in memory.

These devices have an SPI compatible serial interface. WRITE commands are supported up to 20 MHz, while READ commands are supported up to 10 MHz.

Applications

- · Set Point or Offset Trimming
- · Sensor Calibration
- Low-Power Portable Instrumentation
- PC Peripherals
- Data Acquisition Systems
- Motor Control



MCP48FXBX4/8 DAC Output Channel Block Diagram





MCP48FXBX8 Block Diagram (Octal-Channel Output)



Device Features

Device	Package Type	# of Channels	Resolution (bits)	DAC Output POR/BOR Setting ⁽¹⁾	# of V _{REF} Inputs	# of LAT Inputs	Internal Band Gap	Memory
MCP48FVB04	VQFN-20 5 x 5, TSSOP-20	4	8	7Fh	2	2	Yes	RAM
MCP48FVB14	VQFN-20 5 x 5, TSSOP-20	4	10	1FFh	2	2	Yes	RAM
MCP48FVB24	VQFN-20 5 x 5, TSSOP-20	4	12	7FFh	2	2	Yes	RAM
MCP48FVB08	VQFN-20 5 x 5, TSSOP-20	8	8	7Fh	2	2	Yes	RAM
MCP48FVB18	VQFN-20 5 x 5, TSSOP-20	8	10	1FFh	2	2	Yes	RAM
MCP48FVB28	VQFN-20 5 x 5, TSSOP-20	8	12	7FFh	2	2	Yes	RAM
MCP48FEB04	VQFN-20 5 x 5, TSSOP-20	4	8	7Fh	2	2	Yes	EEPROM
MCP48FEB14	VQFN-20 5 x 5, TSSOP-20	4	10	1FFh	2	2	Yes	EEPROM
MCP48FEB24	VQFN-20 5 x 5, TSSOP-20	4	12	7FFh	2	2	Yes	EEPROM
MCP48FEB08	VQFN-20 5 x 5, TSSOP-20	8	8	7Fh	2	2	Yes	EEPROM
MCP48FEB18	VQFN-20 5 x 5, TSSOP-20	8	10	1FFh	2	2	Yes	EEPROM
MCP48FEB28	VQFN-20 5 x 5, TSSOP-20	8	12	7FFh	2	2	Yes	EEPROM

Note 1: The factory default value. The DAC output POR/BOR value can be modified via the nonvolatile DAC Output register (available only on nonvolatile devices – MCP48FEBXX).

1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings^(†)

Voltage on V_{DD} with Respect to V_{SS}	0.6V to +6.5V
Voltage on All Pins with Respect to V _{SS}	0.6V to V _{DD} +0.3V
Input Clamp Current, I _{IK} (V _I < 0, V _I > V _{DD} , V _I > V _{PP} on HV Pins)	±20 mA
Output Clamp Current, I _{OK} (V _O < 0 or V _O > V _{DD})	±20 mA
Maximum Current out of the V _{SS} Pin (Quad)	150 mA
(Octal)	150 mA
Maximum Current into the V _{DD} Pin (Quad)	150 mA 150 mA
Maximum Current Sourced by the V _{OUT} Pin	20 mA
Maximum Current Sunk by the V _{OUT} Pin	20 mA
Maximum Current Sunk by the V _{REF} Pin	125 μA
Maximum Input Current Source/Sunk by the SDI, SCK and CS Pins	2 mA
Maximum Output Current Sunk by the SDO Output Pin	25 mA
Total Power Dissipation ⁽¹⁾	400 mW
Package Power Dissipation ($T_A = +50^{\circ}C$, $T_J = +150^{\circ}C$)	
20-Lead TSSOP	
20-Lead VQFN (5 x 5 mm, ML)	
ESD Protection on all Pins	
	≥ ±2 kV (CDM)
Latch-up (per JEDEC [®] JESD78A) at +125°C	±100 mÁ
Storage Temperature	65°C to +150°C
Ambient Temperature with Power Applied	55°C to +125°C
Soldering Temperature of Leads (10 seconds)	+300°C
Maximum Junction Temperature (T _J)	+150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Power dissipation is calculated as follows: $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$

DC CHARACTERISTICS

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: -40°C \leq T_A \leq +125°C (Extended). All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Supply Voltage	V _{DD}	2.7	_	5.5	V	
		1.8		2.7	V	Serial interface operational, DAC operation with reduced analog specifications
V _{DD} Voltage (Rising) to Ensure Device Power-on Reset	V _{POR/BOR}	—	_	1.7	V	RAM retention voltage: $(V_{RAM}) < V_{POR}$, V_{DD} voltages greater than the $V_{POR/BOR}$ limit ensure that the device is out of Reset
V _{DD} Rise Rate to Ensure Power-on Reset	V _{DDRR}		Note 3		V/ms	
High-Voltage Commands Voltage Range (HVC Pin)	V _{HV}	V_{SS}	_	12.5	V	The HVC pin will be at one of the three input levels (V_{IL} , V_{IH} or V_{IHH}) ⁽¹⁾
High-Voltage Input Entry Voltage	V _{IHHEN}	9.0		_	V	Threshold for entry into WiperLock™ technology
High-Voltage Input Exit Voltage	V _{IHHEX}	_	_	V _{DD} + 0.8V	V	Note 1

Note 1: This parameter is ensured by design.

3: POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Supply Current	I _{DD}	_	—	1.0	mA	Quad	1 MHz ⁽¹⁾	Serial interface active (not		
			_	1.7	mA		10 MHz ⁽¹⁾	High-Voltage Command),		
		_	_	2.6	mA		20 MHz	VRNB:VRNA = All Modes ^(*) ,		
		_	—	1.6	mA	Octal	1 MHz ⁽¹⁾	Volatile DAC Register = Midscale		
			—	2.3	mA		10 MHz ⁽¹⁾			
		-	—	3.2	mA		20 MHz			
			—	0.85	mA	Quad	Serial inter	face inactive ⁽¹⁾ (not		
		_		1.6	mA	Octal	High-Volta VRnB:VRn V _{OUT} is un Volatile DA	ge Command), A = All Modes, SCK = SDI = V _{SS,} loaded, AC Register = Midscale		
		_	—	2.2	mA	Quad	EE write c	urrent, V _{REF} = V _{DD} = 5.5V		
		_	—	2.7	mA	Octal	(after write, serial interface is inactive), write 0x7FF to nonvolatile DAC0 (addre 10h). VOLT pins are unloaded			
			560	700	μA	Quad	HVC = 12.	5V (High-Voltage Command),		
			1100	1300	μA	Octal	serial interface inactive, $V_{REF} = V_{DD} = 5$. LAT/HVC = V_{IHH} , DAC Registers = Midso V_{OUT} pins are unloaded			
Power-Down Current	I _{DDP}	_	0.68	3.8	μA	PDnB:F	20nA = 01 ⁽⁵), V _{OUT} not connected		

Note 1: This parameter is ensured by characterization.

4: Supply current is independent of current through the resistor ladder in mode VRnB:VRnA = 10.

5: The PDnB:PDnA = 00, 10 and 11 configurations should have the same current.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Resistor Ladder Resistance	RL	100 140 180 $k\Omega$ VRnB:VRnA = $V_{REF} = V_{DD}^{(6)}$		VRnB:VRnA = 10, V _{REF} = $V_{DD}^{(6)}$		
Resolution; # of	Ν		256		Taps	8-bit No missing codes
Resistors and # of Taps (see B.1 " Resolution ")			1024		Taps	10-bit No missing codes
			4096		Taps	12-bit No missing codes
Nominal V _{OUT} Match ⁽¹¹⁾	V _{OUT} – V _{OUTMEAN}		0.5	1.0	%	$2.7V \le V_{DD} \le 5.5V^{(2)}$
	/V _{OUTMEAN}	—		1.2	%	1.8V ⁽²⁾
V _{OUT} Temperature Coefficient (see B.19 "V _{OUT} Temperature Coefficient")	ΔV _{OUT} /ΔT	_	15	_	ppm/°C	Code = Midscale (7Fh, 1FFh or 7FFh)
V _{REF} Pin Input Voltage Range	V _{REF}	V _{SS}	—	V _{DD}	V	$1.8V \le V_{DD} \le 5.5V^{(1)}$

Note 1: This parameter is ensured by design.

2: This parameter is ensured by characterization.

6: Resistance is defined as the resistance between the V_{REF} pin (mode VRnB:VRnA = 10) to V_{SS} pin. For octal-channel devices (MCP48FXBX8), this is the effective resistance of each resistor ladder. The resistance measurement is one of the two resistor ladders measured in parallel.

11: Variation of one output voltage to mean output voltage.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Zero-Scale Error;	E _{ZS}	—	—	0.75	LSb	8-bit	VRnB:VRnA = 10, Gx = 0,
Code = 000h							V _{REF} = V _{DD,} no load
(see B.5 "Zero-Scale		—		3	LSb	10-bit	VRnB:VRnA = 10, Gx = 0,
							V _{REF} = V _{DD} , no load
			—	12	LSb	12-bit	VRnB:VRnA = 10, Gx = 0,
						-	$V_{\text{REF}} = V_{\text{DD}}$, no load
		See Se	ection 2.0	"Typical	LSb		VRnB:VRnA = 11, Gx = 0, Gx = 1,
		Pertor	mance C	urves			$V_{\text{REF}} = 0.5 \times V_{\text{DD}} = 2.7$, no load
		See Se	ection 2.0	"Typical	LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,
		Pertor	mance C	urves"(")			$V_{\text{REF}} = V_{\text{DD}}/2$, $V_{\text{REF}} = V_{\text{DD}}$,
		0					$v_{DD} = 2.7 - 5.5 v$, no load
		See Se	ection 2.0		LSD		VRnB:VRnA = 10, GX = 0, GX = 1,
		Fello	mance of				$V_{\text{REF}} = V_{\text{DD}}/2$, $V_{\text{REF}} = V_{\text{DD}}$, $V_{\text{REF}} = 2.7-5.5$ V no load
		See Se	oction 2.0	"Typical	I Sh		$V \text{PpB} \cdot V \text{PpA} = 0.0 \text{ Gy} = 0$
		Performance Curves ^{"(1)}			LOD		$V_{\text{DEE}} = V_{\text{DE}} = 2.7-5.5V$ no load
Full-Scale Error (see	Ero			4.5	I Sh	8-hit	$V_{Rp}B^{*}V_{Rp}A = 10 G_{Y} = 0$
B.4 "Full-Scale Error	L-FS			4.5	LOD	0-51	$V_{\text{DEC}} = V_{\text{DD}}$ no load
(EFS)")				18	I Sh	10-bit	$VRnB\cdot VRnA = 10 Gx = 0$
				10	LOD	10-bit	$V_{\text{REF}} = V_{\text{DD}}$, no load
				70	I Sb	12-bit	VRnBVRnA = 10, $Gx = 0$.
							V _{REF} = V _{DD} , no load
		See Se	ection 2.0	"Typical	LSb		VRnB:VRnA = 11, Gx = 0, Gx = 1,
		Perfor	mance C	urves" ⁽¹⁾			V _{REF} = 0.5 × V _{DD} = 2.7, no load
		See Se	ection 2.0	"Typical	LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,
		Perfor	mance C	urves" ⁽¹⁾			$V_{REF} = V_{DD}/2$, $V_{REF} = V_{DD}$,
							V _{DD} = 2.7-5.5V, no load
		See Se	ection 2.0	"Typical	LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,
		Perfor	mance C	urves" ⁽¹⁾			$V_{REF} = V_{DD}/2$, $V_{REF} = V_{DD}$,
							V _{DD} = 2.7-5.5V, no load
		See Se	ection 2.0	"Typical	LSb		VRnB:VRnA = 00, Gx = 0,
		Perfor	mance C	urves"(')			$V_{\text{REF}} = V_{\text{DD}} = 2.7-5.5V$, no load
Offset Error	E _{OS}	-15	±1.5	+15	mV	VRnB:V	′RnA = 00, Gx = 0, no load
(see B./ "Offset							
			. 10		2//00		
	VOSTC	—	±10	_	µv/°C		
Coefficient							

Note 1: This parameter is ensured by characterization.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

-				-			
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Gain Error (see B.9 "Gain Error	E _G	-1.0	±0.1	+1.0	% of FSR	8-bit	Code = 250, no load, VRnB:VRnA = 00, Gx = 0
(EG)") ⁽⁸⁾		-1.0	±0.1	+1.0	% of FSR	10-bit	Code = 1000, no load, VRnB:VRnA = 00, Gx = 0
		-1.0	±0.1	+1.0	% of FSR	12-bit	Code = 4000, no load, VRnB:VRnA = 00, Gx = 0
Gain Error Drift (see B.10 "Gain Error Drift (EGD)")	∆G/°C	_	-3	—	ppm/°C		
Total Unadjusted Error (see B.6 "Total	ET	-2.5	—	+0.5	LSb	8-bit	VRnB:VRnA = 10, Gx = 0, V _{REF} = V _{DD} , no load
Unadjusted Error (ET)") ⁽²⁾		-10.0	_	+2.0	LSb	10-bit	VRnB:VRnA = 10, Gx = 0, V _{REF} = V _{DD} , no load
		-40.0	_	+8.0	LSb	12-bit	VRnB:VRnA = 10, Gx = 0, V _{REF} = V _{DD} , no load
		See Se Perfor	ection 2.0 mance Co	"Typical urves" ⁽¹⁾			VRnB:VRnA = 11, Gx = 0, Gx = 1, V _{REF} = $0.5 \times V_{DD}$ = 2.7, no load
		See Section 2.0 "Typical Performance Curves" ⁽¹⁾					$VRnB:VRnA = 10, Gx = 0, Gx = 1, V_{REF} = V_{DD}/2, V_{REF} = V_{DD}, V_{DD} = 2.7-5.5V, no load$
		See Section 2.0 "Typical Performance Curves" ⁽¹⁾					$VRnB:VRnA = 10, Gx = 0, Gx = 1, V_{REF} = V_{DD}/2, V_{REF} = V_{DD}, V_{DD} = 2.7-5.5V, no load$
		See Se Perfor	ection 2.0 mance Co	"Typical urves" ⁽¹⁾			VRnB:VRnA = 00, Gx = 0, V _{REF} = V _{DD} = 2.7-5.5V, no load

Note 1: This parameter is ensured by characterization.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Integral Nonlinearity	INL	-0.5	±0.1	+0.5	LSb	8-bit	VRnB:VRnA = 10, Gx = 0,
(see B.11 "Integral							V _{REF} = V _{DD} , no load
Nonlinearity		-1.5	±0.4	+1.5	LSb	10-bit	VRnB:VRnA = 10, Gx = 0,
(INL)")(","")							V _{REF} = V _{DD} , no load
		-6 ±1.5 +6		LSb	12-bit	VRnB:VRnA = 10, Gx = 0,	
	-						V _{REF} = V _{DD} , no load
		See Se	ction 2.0 "	Typical	LSb		VRnB:VRnA = 11, Gx = 0, Gx = 1,
		Performance Curves" ⁽¹⁾					$V_{REF} = 0.5 \times V_{DD} = 2.7$, no load
		See Section 2.0 "Typical Performance Curves" ⁽¹⁾			LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,
							$V_{REF} = V_{DD}/2$, $V_{REF} = V_{DD}$,
							V _{DD} = 2.7-5.5V, no load
		See <mark>Se</mark>	ction 2.0 "	Typical	LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,
		Perforr	mance Cu	rves" ⁽¹⁾			$V_{REF} = V_{DD}/2$, $V_{REF} = V_{DD}$,
							V _{DD} = 2.7-5.5V, no load
		See Se	ction 2.0 "	Typical	LSb		VRnB:VRnA = 00, Gx = 0,
		Perform	mance Cu	rves" ⁽¹⁾			V _{REF} = V _{DD} = 2.7-5.5V, no load

Note 1: This parameter is ensured by characterization.

7: INL and DNL are measured at V_{OUT} with $V_{RL} = V_{DD}$ (VRnB:VRnA = 00).

10: Code range is dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions
Differential Nonlinearity	DNL	-0.25	±0.0125	+0.25	LSb	8-bit	VRnB:VRnA = 10, Gx = 0,
(see B.12							V _{REF} = V _{DD} , no load
"Differential Nonlinearity		-0.5	±0.05	+0.5	LSb	10-bit	VRnB:VRnA = 10, Gx = 0,
							V _{REF} = V _{DD} , no load
(DNL)")(','')		-1.0	±0.2	+1.0	LSb	12-bit	VRnB:VRnA = 10, Gx = 0,
							V _{REF} = V _{DD} , no load
		See <mark>Se</mark>	ction 2.0 "	Typical	LSb		VRnB:VRnA = 11, Gx = 0, Gx = 1,
		Perforr	nance Cur	ves" ⁽¹⁾			$V_{REF} = 0.5 \times V_{DD} = 2.7$, no load
		See <mark>Se</mark>	Typical	LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,	
		Perforr	ves" ⁽¹⁾			$V_{REF} = V_{DD}/2, V_{REF} = V_{DD},$	
							V _{DD} = 2.7-5.5V, no load
		See <mark>Se</mark>	ction 2.0 "	Typical	LSb		VRnB:VRnA = 10, Gx = 0, Gx = 1,
		Perforr	nance Cur	ves" ⁽¹⁾			$V_{REF} = V_{DD}/2, V_{REF} = V_{DD},$
							V _{DD} = 2.7-5.5V, no load
		See <mark>Se</mark>	ction 2.0 "	Typical	LSb		VRnB:VRnA = 00, Gx = 0,
		Perforr	nance Cur	ves" ⁽¹⁾			$V_{REF} = V_{DD} = 2.7-5.5V$, no load

Note 1: This parameter is ensured by characterization.

7: INL and DNL are measured at V_{OUT} with $V_{RL} = V_{DD}$ (VRnB:VRnA = 00).

10: Code range is dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

			88				
Parameters	Sym.	Min.	Тур.	Max.	Units	C	Conditions
-3 dB Bandwidth (see B.16 "-3 dB	BW		86.5	_	kHz	V _{REF} = 2.048 VRnB:VRnA =	V ±0.1V, = 10, Gx = 0
Bandwidth")		_	67.7	—	kHz	V _{REF} = 2.048 VRnB:VRnA =	V ±0.1V, = 10, Gx = 1
Output Amplifier							
Minimum Output Voltage	V _{OUT(MIN)}	_	0.01	_	V	$1.8V \le V_{DD} < output amplifi$	5.5V, er's minimum drive
Maximum Output Voltage	V _{OUT(MAX)}	_	V _{DD} – 0.016	_	V	$1.8V \le V_{DD} < output amplifi$	5.5V, er's maximum drive
Phase Margin	PM	_	58	—	°C	C _L = 400 pF,	R _L = ∞
Slew Rate ⁽⁹⁾	SR	_	0.44	—	V/µs	$R_L = 5 k\Omega$	
Short-Circuit Current	I _{SC}	3	9	22	mA	Short to V_{SS}	DAC Code = Full Scale
		3	9	22	mA	Short to V _{DD}	DAC Code = 000h
Internal Band Gap							
Band Gap Voltage	V _{BG}	1.18	1.22	1.26	V		
Band Gap Voltage Temperature Coefficient	V _{BGTC}	_	15	—	ppm/°C		
Operating Range	V _{DD}	2.0	—	5.5	V	V _{REF} pin volta	age stable
		2.2		5.5	V	V _{OUT} output I	inear
External Reference (\	/ _{REF})						
Input Range ⁽¹⁾	V _{REF}	V_{SS}	_	$V_{DD} - 0.04$	V	VRnB:VRnA =	= 11 (Buffered mode)
		V_{SS}	—	V _{DD}	V	VRnB:VRnA = mode)	= 10 (Unbuffered
Input Capacitance	C _{REF}		1	_	pF	VRnB:VRnA = mode)	= 10 (Unbuffered
Total Harmonic Distortion ⁽¹⁾	THD	_	-64	_	dB	V _{REF} = 2.048 VRnB:VRnA = Frequency =	V ±0.1V, = 10, Gx = 0, 1 kHz
Dynamic Performanc	e						
Major Code Transition Glitch (see B.14 "Major Code Transition Glitch")	_		45		nV-s	1 LSb change (7FFh to 800I	e around major carry h)
Digital Feedthrough (see B.15 "Digital Feedthrough")	-		<10	_	nV-s		

Note 1: This parameter is ensured by design.

9: Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in a 12-bit device.)

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Digital Inputs/Outputs (CS, SCK, SDI, SDO, LAT0/HVC, LAT1)											
Schmitt Trigger	V _{IH}	0.45 V _{DD}	—	—	V	$2.7V \le V_{DD} \le 5.5V$					
High Input Threshold		0.5 V _{DD}	—	_	V	$1.8V \leq V_{DD} \leq 2.7V$					
Schmitt Trigger Low Input Threshold	V _{IL}	—		0.2 V _{DD}	V						
Hysteresis of Schmitt Trigger Inputs	V _{HYS}	—	0.1 V _{DD}	_	V						
Output Low Voltage	V _{OL}	V _{SS}	—	0.3 V _{DD}	V	I _{OL} = 5 mA, V _{DD} = 5.5V					
		V _{SS}	_	0.3 V _{DD}	V	I _{OL} = 1 mA, V _{DD} = 1.8V					
Output High Voltage	V _{OH}	0.7 V _{DD}	_	V _{DD}	V	I _{OH} = -2.5 mA, V _{DD} = 5.5V					
		0.7 V _{DD}		V _{DD}	V	I _{OH} = -1 mA, V _{DD} = 1.8V					
Input Leakage Current	IIL	-1	_	1	μA	$V_{IN} = V_{DD}$ and $V_{IN} = V_{SS}$					
Pin Capacitance	C _{IN} , C _{OUT}	_	10		pF	f _C = 20 MHz					

Standard Operating Conditions (unless otherwise specified):

Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended).

All parameters apply across the specified operating ranges unless noted.

 V_{DD} = +2.7V to 5.5V, V_{REF} = +2.048V to V_{DD} , V_{SS} = 0V, Gx = 0, R_L = 5 k Ω from V_{OUT} to GND, C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.

Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions			
RAM Value										
Value Range	Ν	0h	_	FFh	Hex	8-bit				
		0h	—	3FFh	Hex	10-bit				
		0h	—	FFFh	Hex	12-bit				
DAC Register POR/BOR	Ν	See Table 4-2 Hex 8-bit								
Value		See Table 4-2			Hex	10-bit				
		Se	e Table 4	-2	Hex	12-bit				
PDCON Initial Factory Setting	Ν	Se	See Table 4-2 Hex							
EEPROM										
Endurance	EN_{EE}	_	1M	—	Cycles	Notes '	1, 2			
Data Retention	DR_EE		200	_	Years	At +25°	C ^(1,2)			
EEPROM Range	Ν	0h	_	FFh	Hex	8-bit	DACn register(s)			
		0h		3FFh	Hex	10-bit	DACn register(s)			
		0h	—	FFFh	Hex	12-bit	DACn register(s)			
Initial Factory Setting	Ν	Se	e Table 4	-2						
EEPROM Programming Write Cycle Time	t _{WC}		11	16	ms	$V_{DD} = +$	+1.8V to 5.5V			
Power Requirements										
Power Supply Sensitivity	PSS		0.002	0.005	%/%	8-bit	Code = 7Fh			
(B.17 "Power Supply Sonsitivity (PSS)")		_	0.002	0.005	%/%	10-bit	Code = 1FFh			
Sensitivity (PSS)		—	0.002	0.005	%/%	12-bit	Code = 7FFh			

Note 1: This parameter is ensured by design.

2: This parameter is ensured by characterization.

DC Notes:

- 1. This parameter is ensured by design.
- 2. This parameter is ensured by characterization.
- 3. POR/BOR voltage trip point is not slope-dependent. Hysteresis is implemented with time delay.
- 4. Supply current is independent of current through the resistor ladder in mode VRnB:VRnA = 10.
- 5. The PDnB:PDnA bits = 01, 10 and 11 configurations should have the same current.
- Resistance is defined as the resistance between the V_{REF} pin (mode VRnB:VRnA = 10) to V_{SS} pin. For octal-channel devices (MCP48FXBX8), this is the effective resistance of each resistor ladder. The resistance measurement is one of the two resistor ladders measured in parallel.
- 7. INL and DNL are measured at V_{OUT} with $V_{RL} = V_{DD}$ (VRnB:VRnA = 00).
- 8. This gain error does not include an offset error.
- 9. Within 1/2 LSb of the final value when the code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in a 12-bit device.)
- 10. Code range is dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, codes 100 to 4000.
- 11. Variation of one output voltage to mean output voltage.

1.1 Timing Waveforms and Requirements

1.1.1 WIPER SETTLING TIME



FIGURE 1-1: V_{OUT} Settling Time Waveforms.

TABLE 1-1: WIPER SETTLING TIMING

Timing Characteristics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: -40°C \leq T _A \leq +125°C (Extended). All parameters apply across the specified operating ranges unless noted. V _{DD} = +1.8V to 5.5V, V _{SS} = 0V, R _L = 2 k Ω from V _{OUT} to GND, C _L = 100 pF. Typical specifications represent values for V _{DD} = 5.5V, T _A = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
V_{OUT} Settling Time; ±0.5 LSb Error Band, C _L = 100 pF (see B.13 "Settling Time ")	t _S		7.8		μs	12-bit	Code = 400h \rightarrow C00h; C00h \rightarrow 400h ⁽¹⁾			

Note 1: Within 1/2 LSb of the final value when the code changes from 1/4 to 3/4 of FSR.

1.1.2 LATCH PIN (LAT) TIMING





TABLE 1-2: LAT PIN TIMING

Timing Characteristic	Standard Operating All param V _{DD} = +2 Typical sp	Standard Operating Conditions (unless otherwise specified): Operating Temperature: -40°C \leq T _A \leq +125°C (Extended). All parameters apply across the specified operating ranges unless noted. V _{DD} = +2.7V to 5.5V, V _{SS} = 0V, RL = 2 k Ω from V _{OUT} to GND, C _L = 100 pF. Typical specifications represent values for V _{DD} = 5.5V, T _A = +25°C.					
Parameters	Min. Typ. Max. Units Conditions						
LATx Pin Pulse Width	t _{LAT}	20 — — ns					

© 2020 Microchip Technology Inc.

1.1.3 RESET AND POWER-DOWN TIMING







FIGURE 1-4: SPI Power-Down Command Waveforms.

TABLE 1-3:	RESET AND POWER-DOWN TIMING

Timing Characteristics	Standard Operating Conditions (unless otherwise specified): Operating Temperature: $-40^{\circ}C \le T_A \le +125^{\circ}C$ (Extended. Unless otherwise noted, all parameters apply across these specified operating ranges: V_{DD} = +2.7V to 5.5V, V_{SS} = 0V, R_L = 5 k Ω from V_{OUT} to V_{SS} , C_L = 100 pF. Typical specifications represent values for V_{DD} = 5.5V, T_A = +25°C.							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Power-on Reset Delay	t _{PORD}	—	60		μs	V _{DD} rising, V _{DD} > V _{POR}		
Brown-out Reset Delay	t _{BORD}		45		μs	V_{DD} transitions from $V_{DD(MIN)} \rightarrow > V_{POR}$, V_{OUT} driven to V_{OUT} disabled		
Power-Down DAC Output Disable Time Delay	T _{PDE}	—	10.5		μs	PDnB:PDnA = $00 \rightarrow 11, 10$ or 01 started from the falling edge of the SCK at the end of the 24th clock cycle, V _{OUT} = V _{OUT} - 10 mV, V _{OUT} not connected		
Power-Down DAC Output Enable Time Delay	T _{PDD}		1		μs	PDnB:PDnA = 11, 10 or $01 \rightarrow 00$ started from the falling edge of the SCK at the end of the 24th clock cycle, Volatile DAC Register = FFh, V _{OUT} = 10 mV, V _{OUT} not connected		



1.2 SPI Mode Timing Waveforms and Requirements





FIGURE 1-6: SPI Timing (Mode 0,0) Waveforms.

TABLE 1-4:SPI REQUIREMENTS (MODE 1,1)

#	Characteristic	Symbol	Min.	Max.	Units	Conditions
	SCK Input Frequency	F _{SCK}	—	10	MHz	V _{DD} = 2.7V to 5.5V (READ command)
			_	20	MHz	V _{DD} = 2.7V to 5.5V (all other commands)
70	$\overline{\text{CS}}$ Active (V _{IL}) to Command's 1st SCK \uparrow Input	T _{CSA2SCH}	60	—	ns	
71	SCK Input High Time	T _{SCH}	20	_	ns	V _{DD} = 2.7V to 5.5V
			400	_	ns	V _{DD} = 1.8V to 2.7V
72	SCK Input Low Time	T _{SCL}	20	_	ns	V _{DD} = 2.7V to 5.5V
			400	—	ns	V _{DD} = 1.8V to 2.7V
73	Setup Time of SDI Input to SCK \uparrow Edge	T _{DIV2SCH}	10	_	ns	
74	Hold Time of SDI Input from SCK \uparrow Edge	T _{SCH2DIL}	20	—	ns	
77	CS Inactive (V _{IH}) to SDO Output High-Impedance	T _{CSH2DOZ}	_	50	ns	Note 1
80	SDO Data Output Valid after SCK \downarrow Edge	T _{SCL2DOV}	—	45	ns	V _{DD} = 2.7V to 5.5V
			_	170	ns	V _{DD} = 1.8V to 2.7V
83	CS Inactive (V _{IH}) after SCK ↑ Edge	T _{SCH2CSL}	100	—	ns	V _{DD} = 2.7V to 5.5V
			1		μs	V _{DD} = 1.8V to 2.7V
84	CS High Time (V _{IH})	T _{CSH}	50	—	ns	
94	$\overline{\text{LAT}} \downarrow$ to SCK \uparrow (write data 24th bit) Setup Time	T _{LATSU}	20		ns	Write data transferred ⁽³⁾
96	LAT High or Low Time	T _{LAT}	20	—	ns	
97	HVC ↑ to SCK ↓ (1st data bit) (HVC setup time)	T _{HVCSU}	0	—	ns	High-Voltage Commands ⁽¹⁾
98	SCK \uparrow (last bit of command, 8th or 24th bit) to HVC \downarrow (HVC hold time)	T _{HVCHD}	25		ns	High-Voltage Commands ⁽¹⁾

Note 1: This parameter is ensured by design.

3: Within 1/2 LSb of the final value when the code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device.) The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (V_{OUT}) before the register is overwritten with the new value.

#	Characteristic	Sym.	Min.	Max.	Units	Conditions
	SCK Input Frequency	F _{SCK}	—	10	MHz	V _{DD} = 2.7V to 5.5V (READ command)
			_	20	MHz	V _{DD} = 2.7V to 5.5V (all other commands)
70	\overline{CS} Active (V _{IL}) to SCK \uparrow Input	T _{CSA2SCH}	60	_	ns	
71	SCK Input High Time	T _{SCH}	20	_	ns	V _{DD} = 2.7V to 5.5V
			400	_	ns	V _{DD} = 1.8V to 2.7V
72	SCK Input Low Time	T _{SCL}	20	_	ns	V _{DD} = 2.7V to 5.5V
			400	_	ns	V _{DD} = 1.8V to 2.7V
73	Setup Time of SDI Input to SCK [↑] Edge	T _{DIV2SCH}	10	_	ns	
74	Hold Time of SDI Input from SCK \uparrow Edge	T _{SCH2DIL}	20	—	ns	
77	CS Inactive (V _{IH}) to SDO Output High-Impedance	T _{CSH2DOZ}	_	50	ns	Note 1
80	SDO Data Output Valid after SCK \downarrow Edge	T _{SCL2DOV}	—	45	ns	V _{DD} = 2.7V to 5.5V
			—	170	ns	V _{DD} = 1.8V to 2.7V
82	SDO Data Output Valid after $\overline{\text{CS}}$ Active (V _{IL})	T _{SSL2DOV}	—	70	ns	
83	$\overline{\text{CS}}$ Inactive (V _{IH}) after SCK \downarrow Edge	T _{SCH2CSL}	100	—	ns	V _{DD} = 2.7V to 5.5V
			1		μs	V _{DD} = 1.8V to 2.7V
84	CS High Time (V _{IH})	T _{CSH}	50	_	ns	
94	$\overline{\text{LAT}} \downarrow$ to SCK \uparrow (write data 24th bit) Setup Time	T _{LATSU}	10	—	ns	Write data transferred ⁽³⁾
96	LAT High or Low Time	T _{LAT}	50	_	ns	
97	HVC ↑ to SCK ↑ (1st data bit) (HVC setup time)	T _{HVCSU}	0	—	ns	High-Voltage Commands ⁽¹⁾
98	SCK \downarrow (last bit of command, 8th or 24th bit) to HVC \downarrow (HVC hold time)	T _{HVCHD}	25		ns	High-Voltage Commands ⁽¹⁾

TABLE 1-5: SPI REQUIREMENTS (MODE 0,0)

Note 1: This parameter is ensured by design.

3: Within 1/2 LSb of the final value when the code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device.) The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (V_{OUT}) before the register is overwritten with the new value.

Timing Table Notes:

- 1. This parameter is ensured by design.
- 2. This parameter is ensured by characterization.
- 3. Within 1/2 LSb of the final value when the code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device). The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK signal (Spec 94) or the current register data value may not be transferred to the output latch (V_{OUT}) before the register is overwritten with the new value.

TEMPERATURE SPECIFICATIONS

Electrical Specifications: Unless otherwise indicated, V _{DD} = +2.7V to +5.5V, V _{SS} = GND.								
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions		
Temperature Ranges								
Specified Temperature Range	T _A	-40	—	+125	°C			
Operating Temperature Range	T _A	-40	—	+125	°C	Note 1		
Storage Temperature Range	Τ _Α	-65	—	+150	°C			
Thermal Package Resistances								
Thermal Resistance, 20-Lead TSSOP	θ_{JA}	_	90	_	°C/W			
Thermal Resistance, 20-Lead VQFN (5x5 mm, P8X)	θ_{JA}	—	36.1	_	°C/W			

Note 1: Operation in this range must not cause T_J to exceed the Maximum Junction Temperature of +150°C.

NOTES:

2.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

2.1 Electrical Data



FIGURE 2-1: Average Device Supply Current vs. F_{SCK} Frequency, Voltage and Temperature – Active Interface, VRnB:VRnA = 00, (V_{DD} Mode).



FIGURE 2-2: Average Device Supply Current vs. F_{SCK} Frequency, Voltage and Temperature – Active Interface, VRnB:VRnA = 01 (Band Gap Mode).



FIGURE 2-3: Average Device Supply Current vs. F_{SCK} Frequency, Voltage and Temperature – Active Interface, VRnB:VRnA = 11 (V_{REF} Buffered Mode).



FIGURE 2-4: Average Device Supply Current – Inactive Interface (SCK = V_{IH} or V_{IL}) vs. Voltage and Temperature, VRnB:VRnA = 00 (V_{DD} Mode).



FIGURE 2-5: Average Device Supply Current – Inactive Interface (SCK = V_{IH} or V_{IL}) vs. Voltage and Temperature, VRnB:VRnA = 01 (Band Gap Mode).



FIGURE 2-6: Average Device Supply Current – Inactive Interface (SCK = V_{IH} or V_{IL}) vs. Voltage and Temperature, VRnB:VRnA = 11 (V_{REF} Buffered Mode).



FIGURE 2-7: Average Device Supply Current vs. F_{SCK} Frequency, Voltage and Temperature – Active Interface, VRnB:VRnA = 10 (V_{RFF} Unbuffered Mode).



FIGURE 2-8:Average Device SupplyActive Current (I_{DDA}) (at 5.5V and $F_{SCK} = 20 \text{ MHz}$) vs. Temperature and DACReference Voltage Mode.



FIGURE 2-9: Average Device Supply Current – Inactive Interface (SCK = V_{IH} or V_{IL}) vs. Voltage and Temperature, VRnB:VRnA = 10 (V_{REF} Unbuffered Mode).



2.2 Linearity Data

2.2.1 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), V_{REF} = V_{DD} (VRnB:VRnA = 00), GAIN = 1x, CODE 100-4000







FIGURE 2-12: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-13: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-14: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-15: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-16: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.2 INTEGRAL NONLINEARITY (INL) – MCP48FXB28 (12-BIT), $V_{REF} = V_{DD}$ (VRnB:VRnA = 00), GAIN = 1x, CODE 64-4032



FIGURE 2-17: INL Error vs. DAC Code, $T = 40^{\circ}$ C, $V_{DD} = 5.5V$.



FIGURE 2-18: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-19: INL Error vs. DAC Code, $T = +125^{\circ}C, V_{DD} = 5.5V.$



FIGURE 2-20: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7V$.



FIGURE 2-21: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-22: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.3 DIFFERENTIAL NONLINEARITY (DNL) – MCP48FXB28 (12-BIT), V_{REF} = V_{DD} (VRnB:VRnA = 00), GAIN = 1x, CODE 64-4032

Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5.5V$.



Note:

FIGURE 2-23: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-24: DNL Error vs. DAC Code, $T = +25^{\circ}$ C, $V_{DD} = 5.5V$.



FIGURE 2-25: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-26: DNL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7$ V.



FIGURE 2-27: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-28: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.4 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), BAND GAP MODE (VRnB:VRnA = 01), GAIN = 2x, CODE 100-4000



FIGURE 2-29: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = -40°C, $V_{DD} = 5.5V$.



FIGURE 2-30: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-31: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-32: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-33: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-34: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +125^{\circ}$ C, $V_{DD} = 2.7$ V.

2.2.5 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), BAND GAP MODE (VRnB:VRnA = 01), GAIN = 4x, CODE 100-4000





FIGURE 2-35: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-36: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-37: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 5.5V$.

2.2.6 INTEGRAL NONLINEARITY (INL) – MCP48FXB28 (12-BIT), BAND GAP MODE (VRnB:VRnA = 01), GAIN = 2x, CODE 100-4000



FIGURE 2-38: INL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-39: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.







FIGURE 2-41: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7V$.



FIGURE 2-42: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-43: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.7 INTEGRAL NONLINEARITY (INL) – MCP48FXB28 (12-BIT), BAND GAP MODE (VRnB:VRnA = 01), GAIN = 4x, CODE 100-4000



FIGURE 2-44: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 5.5$ V.



FIGURE 2-45: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-46: INL Error vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 5.5V$.

2.2.8 DIFFERENTIAL NONLINEARITY ERROR (DNL) – MCP48FXB28 (12-BIT), BAND GAP MODE (VRnB:VRnA = 01), GAIN = 2x, CODE 100-4000



FIGURE 2-47: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-48: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-49: DNL Error vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-50: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-51: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-52: DNL Error vs. DAC Code, $T = +125^{\circ}C, V_{DD} = 2.7V.$

2.2.9 DIFFERENTIAL NONLINEARITY ERROR (DNL) – MCP48FXB28 (12-BIT), BAND GAP MODE (VRnB:VRnA = 01), GAIN = 4x, CODE 100-4000





FIGURE 2-53: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-54: DNL Error vs. DAC Code, $T = +25^{\circ}$ C, $V_{DD} = 5.5V$.



FIGURE 2-55: DNL Error vs. DAC Code, $T = +125^{\circ}C, V_{DD} = 5.5V.$

2.2.10 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} UNBUFFERED MODE (VRnB:VRnA = 10), $V_{REF} = V_{DD}$, GAIN = 1x, CODE 100-4000





FIGURE 2-56: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-57: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-58: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-59: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-60: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-61: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 2.7V$.
2.2.11 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} UNBUFFERED MODE (VRnB:VRnA = 10), V_{REF} = V_{DD}/2, GAIN = 2x, CODE 100-4000



Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5.5V$.

FIGURE 2-62: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = -40°C, $V_{DD} = 5.5V$.



FIGURE 2-63: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C, V_{DD} = 5.5V.$



FIGURE 2-64: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-65: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-66: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-67: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 2.7V$.

2.2.12 INTEGRAL NONLINEARITY ERROR (INL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, UNBUFFERED (VRnB:VRnA = 10), $V_{REF} = V_{DD}$, GAIN = 1x, CODE 100-4000

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-68: INL Error vs. DAC Code, $T = -40^{\circ}C, V_{DD} = 5.5V.$



FIGURE 2-69: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-70: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-71: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7V$.



FIGURE 2-72: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-73: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.13 INTEGRAL NONLINEARITY ERROR (INL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, UNBUFFERED (VRnB:VRnA = 10), $V_{REF} = V_{DD}/2$, GAIN = 2x, CODE 100-4000





FIGURE 2-74: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 5.5$ V.



FIGURE 2-75: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-76: INL Error vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-77: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7V$.



FIGURE 2-78: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-79: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.14 DIFFERENTIAL NONLINEARITY ERROR (DNL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, UNBUFFERED (VRnB:VRnA = 10), V_{REF} = V_{DD}, GAIN = 1x, CODE 100-4000

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-80: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-81: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-82: DNL Error vs. DAC Code, $T = +125^{\circ}C, V_{DD} = 5.5V.$



FIGURE 2-83: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-84: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-85: DNL Error vs. DAC Code, $T = +125^{\circ}C, V_{DD} = 2.7V.$

2.2.15 DIFFERENTIAL NONLINEARITY ERROR (DNL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, UNBUFFERED (VRnB:VRnA = 10), $V_{REF} = V_{DD}/2$, GAIN = 2x, CODE 100-4000





FIGURE 2-86: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-87: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-88: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-89: DNL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7$ V.



FIGURE 2-90: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-91: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.16 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} BUFFERED MODE (VRnB:VRnA = 10), V_{REF} = V_{DD}, GAIN = 1x, CODE 100-4000





FIGURE 2-92: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-93: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-94: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-95: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-96: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-97: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 2.7V$.

2.2.17 TOTAL UNADJUSTED ERROR (TUE) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} BUFFERED MODE (VRnB:VRnA = 10), $V_{REF} = V_{DD}/2$, GAIN = 2x, CODE 100-4000



Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5.5V$.

FIGURE 2-98: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-99: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = +25^{\circ}C, V_{DD} = 5.5V.$



FIGURE 2-100: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-101: Total Unadjusted Error (V_{OUT}) vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-102: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +25°C, V_{DD} = 2.7V.



FIGURE 2-103: Total Unadjusted Error (V_{OUT}) vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.18 INTEGRAL NONLINEARITY ERROR (INL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, BUFFERED (VRnB:VRnA = 11), V_{REF} = V_{DD} , GAIN = 1x, CODE 100-4000

Note: Unless otherwise indicated, $T_A = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-104: INL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-105: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-106: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-107: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7V$.



FIGURE 2-108: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-109: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.19 INTEGRAL NONLINEARITY ERROR (INL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, BUFFERED (VRnB:VRnA = 11), $V_{REF} = V_{DD}/2$, GAIN = 2x, CODE 100-4000





FIGURE 2-110: INL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-111: INL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-112: INL Error vs. DAC Code, $T = +125^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-113: INL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7V$.



FIGURE 2-114: INL Error vs. DAC Code, $T = +25^{\circ}C, V_{DD} = 2.7V.$



FIGURE 2-115: INL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.20 DIFFERENTIAL NONLINEARITY ERROR (DNL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, BUFFERED (VRnB:VRnA = 11), $V_{REF} = V_{DD}$, GAIN = 1x, CODE 100-4000





FIGURE 2-116: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-117: DNL Error vs. DAC Code, $T = +25^{\circ}$ C, $V_{DD} = 5.5V$.



FIGURE 2-118: DNL Error vs. DAC Code, $T = +125^{\circ}C, V_{DD} = 5.5V.$



FIGURE 2-119: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 2.7V$.







FIGURE 2-121: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

2.2.21 DIFFERENTIAL NONLINEARITY ERROR (DNL) – MCP48FXB28 (12-BIT), EXTERNAL V_{REF} MODE, BUFFERED (VRnB:VRnA = 11), $V_{REF} = V_{DD}/2$, GAIN = 2x, CODE 100-4000





FIGURE 2-122: DNL Error vs. DAC Code, $T = -40^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-123: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 5.5V$.



FIGURE 2-124: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 5.5V$.



FIGURE 2-125: DNL Error vs. DAC Code, $T = -40^{\circ}$ C, $V_{DD} = 2.7$ V.



FIGURE 2-126: DNL Error vs. DAC Code, $T = +25^{\circ}C$, $V_{DD} = 2.7V$.



FIGURE 2-127: DNL Error vs. DAC Code, T = +125°C, $V_{DD} = 2.7V$.

NOTES:

3.0 PIN DESCRIPTIONS

Overviews of the pin functions are provided in Section 3.1 "Positive Power Supply Input Pin (V_{DD}) " through Section 3.10 "No Connect Pin (NC)". The descriptions of the pins for the quad DAC output devices are listed in Table 3-1 and descriptions for the octal DAC output devices are listed in Table 3-2.

		Pin					
20-Lead TSSOP	20-Lead VQFN	Symbol	I/O	Buffer Type	Description		
1	19	LAT1	I	ST	DAC Register Latch Pin. The Latch 1 pin allows the value in the volatile DAC1/DAC3 registers (wiper and Configuration bits) to be transferred to the DAC1/DAC3 outputs (V_{OUT1} , V_{OUT3}).		
2	20	V _{DD}		Р	Supply Voltage Pin		
3	1	CS	Ι	ST	SPI Chip Select Pin		
4	2	V _{REF0}	А	Analog	Voltage Reference Input 0 Pin		
5	3	V _{OUT0}	А	Analog	Buffered Analog Voltage Output – Channel 0 Pin		
6	4	V _{OUT2}	А	Analog	Buffered Analog Voltage Output – Channel 2 Pin		
7, 8, 10, 11, 12, 13	5, 6, 8, 9, 10,11	NC		_	Not internally connected		
9	7	V _{SS}	_	Р	Ground Reference Pin for all circuitries on the device		
14	12	V _{OUT3}		—	Buffered Analog Voltage Output – Channel 3 Pin		
15	13	V _{OUT1}			Buffered Analog Voltage Output – Channel 1 Pin		
16	14	V _{REF1}	А	Analog	Voltage Reference Input 1 Pin		
17	15	SDO	-		SPI Serial Data Output Pin		
18	16	SCK	-	ST	SPI Serial Clock Pin		
19	17	SDI	Ι	ST	SPI Serial Data Input Pin		
20	18	LAT0/HVC	Ι	ST	DAC Register Latch/High-Voltage Command Pin. The Latch 0 pin allows the value in the volatile DAC0/DAC2 registers (wiper and Configuration bits) to be transferred to the DAC0/DAC2 outputs (V_{OUT0} , V_{OUT2}). The High-Voltage Command (HVC) allows user Configuration bits to be written.		
—	21	EP		—	Exposed Thermal Pad Pin ⁽¹⁾		

TABLE 3-1: MCP48FXBX4 (QUAD DAC) PIN FUNCTION TABLE

Note 1: A = Analog, ST = Schmitt Trigger, HV = High Voltage, I = Input, O = Output, I/O = Input/Output, P = Power.

TABLE 3-2: MCP48FXBX8 (OCTAL DAC) PIN FUNCTION TABLE

		Pin						
20-Lead TSSOP	20-Lead VQFN	Symbol	I/O	Buffer Type	Description			
1	19	LAT1	Ι	ST	DAC Register Latch Pin. The Latch 1 pin allows the value in the volatile DAC1/DAC3/DAC5/DAC7 registers (wiper and Configuration bits) to be transferred to the DAC1/DAC3/DAC5/DAC7 outputs (V _{OUT1} , V _{OUT3} , V _{OUT5} , V _{OUT7}).			
2	20	V _{DD}	_	Р	Supply Voltage Pin			
3	1	CS	Ι	ST	SPI Chip Select Pin			
4	2	V _{REF0}	А	Analog	Voltage Reference Input 0 Pin			
5	3	V _{OUT0}	А	Analog	Buffered Analog Voltage Output – Channel 0 Pin			
6	4	V _{OUT2}	А	Analog	Buffered Analog Voltage Output – Channel 2 Pin			
7	5	V _{OUT4}	А	Analog	Buffered Analog Voltage Output – Channel 4 Pin			
8	6	V _{OUT6}	А	Analog	Buffered Analog Voltage Output – Channel 6 Pin			
9	7	V _{SS}	_	Р	Ground Reference Pin for all circuitries on the device			
10, 11	8, 9	NC	_	_	Not internally connected			
12	10	V _{OUT7}	А	Analog	Buffered Analog Voltage Output – Channel 7 Pin			
13	11	V _{OUT5}	А	Analog	Buffered Analog Voltage Output – Channel 5 Pin			
14	12	V _{OUT3}	А	Analog	Buffered Analog Voltage Output – Channel 3 Pin			
15	13	V _{OUT1}	А	Analog	Buffered Analog Voltage Output – Channel 1 Pin			
16	14	V _{REF1}	А	Analog	Voltage Reference Input 1 Pin			
17	15	SDO	Ι		SPI Serial Data Output Pin			
18	16	SCK	Ι	ST	SPI Serial Clock Pin			
19	17	SDI	Ι	ST	SPI Serial Data Input Pin			
20	18	LAT0/HVC	1	ST	DAC Register Latch/High-Voltage Command Pin. The Latch 0 pin allows the value in the volatile DAC0/DAC2/DAC4/DAC6 registers (wiper and Configuration bits) to be transferred to the DAC0/DAC2/DAC4/DAC6 outputs (V_{OUT0} , V_{OUT2} , V_{OUT4} , V_{OUT6}). The High-Voltage Command (HVC) allows user Configuration bits to be written.			
—	21	EP	—	—	Exposed Thermal Pad Pin ⁽¹⁾			

Note 1: A = Analog, ST = Schmitt Trigger, HV = High Voltage, I = Input, O = Output, I/O = Input/Output, P = Power.

3.1 Positive Power Supply Input Pin (V_{DD})

 V_{DD} is the positive supply voltage input pin. The input supply voltage is relative to $V_{\text{SS}}.$

The power supply at the V_{DD} pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1 μ F (ceramic) to ground. An additional 10 μ F capacitor (tantalum) in parallel is also recommended to further attenuate noise present in application boards.

3.2 Ground Pin (V_{SS})

The V_{SS} pin is the device ground reference.

The user must connect the V_{SS} pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application PCB (Printed Circuit Board), it is highly recommended that the V_{SS} pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

3.3 Voltage Reference Pins (V_{REF})

The V_{REF} pin is either an input or an output. When the DAC's voltage reference is configured as the V_{REF} pin, the pin is an input. When the DAC's voltage reference is configured as the internal band gap, the pin is an output.

When the DAC's voltage reference is configured as the V_{REF} pin, there are two options for this voltage input:

- V_{REF} pin voltage buffered
- V_{REF} pin voltage unbuffered

The buffered option is offered in cases where the external reference voltage does not have sufficient current capability to not drop its voltage when connected to the internal resistor ladder circuit.

When the DAC's voltage reference is configured as the device $V_{\text{DD}},$ the V_{REF} pin is disconnected from the internal circuit.

When the DAC's voltage reference is configured as the internal band gap, the V_{REF} pin's drive capability is minimal, so the output signal should be buffered.

There are two V_{REF} pins, each corresponding to a group of output channels. V_{REF0} is connected to even channels: 0-6, while V_{REF1} is connected to odd channels: 1-7. See Section 5.2 "Voltage Reference Selection" and Register 4-2 for more details on the configuration bits.

3.4 Analog Output Voltage Pins (V_{OUTn})

 V_{OUT} is the DAC analog voltage output pin. The DAC output has an output amplifier. The DAC output range depends on the selection of the voltage reference source (and potential output gain selection). These are:

- Device V_{DD} The full-scale range of the DAC output is from V_{SS} to approximately V_{DD} .
- V_{REF} Pin The full-scale range of the DAC output is from V_{SS} to G × V_{RL} , where G is the gain selection option (1x or 2x).
- Internal Band Gap The full-scale range of the DAC output is from V_{SS} to G × (2 × V_{BG}), where G is the gain selection option (1x or 2x).

In Normal mode, the DC impedance of the output pin is about 1 Ω . In Power-Down mode, the output pin is internally connected to a known pull-down resistor of 1 k Ω , 125 k Ω or open. The power-down selection bits setting are shown in Register 4-3 and Table 5-4.

3.5 Latch Pin (LAT)/High-Voltage Command Pin (HVC)

The DAC output value update event can be controlled and synchronized using the \overline{LAT} pins, for one or both channels, on a single or different devices.

The \overline{LAT} pins control the effect of the Volatile Wiper registers, and the VRnB:VRnA, PDnB:PDnA and Gx bits on the DAC output.

If the \overline{LAT} pins are held at V_{IH}, the values sent to the Volatile Wiper registers and Configuration bits have no effect on the DAC outputs.

Once voltage on the pin transitions to V_{IL} , the values in the Volatile Wiper registers and Configuration bits are transferred to the DAC outputs.

The pin is level-sensitive, so writing to the Volatile Wiper registers and Configuration bits, while it is being held at V_{IL} , will trigger an immediate change in the outputs.

The HVC pin allows the device's nonvolatile user Configuration bits to be programmed when the voltage on the pin is greater than the $V_{\rm IHH}$ entry voltage.

3.6 SPI – Chip Select Pin (\overline{CS})

The \overline{CS} pin enables/disables the serial interface. The serial interface must be enabled for the SPI commands to be received by the device. See Section 6.2 "SPI Serial Interface" for more details on the SPI serial interface communication.

3.7 SPI – Serial Data Input Pin (SDI)

The SDI pin is the serial data input pin of the SPI interface. The SDI pin is used to read the DAC registers and Configuration bits.

See **Section 6.2 "SPI Serial Interface**" for more details on the SPI serial interface communication.

3.8 SPI – Serial Data Output Pin (SDO)

The SDO pin is the serial data output pin of the SPI interface. The SDO pin is used to write the DAC registers and Configuration bits.

See **Section 6.2 "SPI Serial Interface**" for more details on the SPI serial interface communication.

3.9 SPI – Serial Clock Pin (SCK)

The SCK pin is the serial clock pin of the SPI interface. The MCP48FXBX4/8 SPI interface only accepts external serial clocks.

See Section 6.2, SPI Serial Interface for more details on the SPI serial interface communication.

3.10 No Connect Pin (NC)

The NC pins are not connected to the device.

3.11 Exposed Pad Pin

This pad is conductively connected to the device's substrate. It should be tied to the same potential as the V_{SS} pin (or left unconnected). This pad could be used to assist in heat dissipation for the device when connected to a PCB heat sink. The pad is only present on the VQFN package.

4.0 GENERAL DESCRIPTION

The MCP48FXBX4 (MCP48FXB04, MCP48FXB14 and MCP48FXB24) devices are quad-channel voltage output devices. The MCP48FXBX8 (MCP48FXB08, MCP48FXB18 and MCP48FXB28) devices are octal-channel voltage output devices.

These devices are offered with 8-bit (MCP48FXB0X), 10-bit (MCP48FXB1X) and 12-bit (MCP48FXB2X) resolutions and include nonvolatile memory (EEPROM), an SPI serial interface and two write Latch pins (LAT0, LAT1) to control the update of the written DAC value to the DAC output pin.

The devices use a resistor ladder architecture. The resistor ladder DAC is driven from a software-selectable voltage reference source. The source can be either the device's internal V_{DD} , an external V_{REF} pin voltage (buffered or unbuffered) or an internal band gap voltage source.

The DAC output is buffered with a low-power and precision output amplifier (op amp). This output amplifier provides a rail-to-rail output with low offset voltage and low noise. The gain (1x or 2x) of the output buffer is software configurable.

This device family also has a user-programmable nonvolatile memory (EEPROM) option, which allows the user to save the desired POR/BOR value of the DAC register and device Configuration bits.

High-voltage lock bits can be used to ensure that the device's output settings are not accidentally modified.

The device operates from a single-supply voltage. This voltage is specified from 2.7V to 5.5V for full specified operation and from 1.8V to 5.5V for digital operation. The device can operate between 1.8V and 2.7V, but its analog performance is significantly reduced; therefore, most device parameters are not specified for this range.

The main functional blocks are:

- Power-on Reset/Brown-out Reset (POR/BOR)
- Device Memory
- Resistor Ladder
- Output Buffer/VOUT Operation
- Internal Band Gap
- SPI Serial Interface Module

4.1 Power-on Reset/Brown-out Reset (POR/BOR)

The internal POR/BOR circuit monitors the power supply voltage (V_{DD}) during operation. This circuit ensures correct device start-up at system power-up and power-down events. The device's RAM Retention Voltage (V_{RAM}) is lower than the POR/BOR Voltage (V_{POR}/V_{BOR}) trip point. The maximum V_{POR}/V_{BOR} voltage is less than 1.8V.

POR occurs as the voltage rises (typically from 0V), while BOR occurs as the voltage falls (typically from $V_{DD(MIN)}$ or higher).

The POR and BOR trip points are at the same voltage and the condition is determined by whether the V_{DD} voltage is rising or falling (see Figure 4-1). What occurs is different depending on whether the reset is a POR or BOR.

When $V_{POR}/V_{BOR} < V_{DD} < 2.7V$, the electrical performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its EEPROM and reading and writing to its volatile memory if the proper serial command is executed.

4.1.1 POWER-ON RESET

The Power-on Reset is the case where the V_{DD} has power applied to it, ramping up from the V_{SS} voltage level. As the device powers up, the V_{OUT} pin floats to an unknown value. When V_{DD} is above the transistor threshold voltage of the device, the output starts to be pulled low. After the V_{DD} is above the POR/BOR trip point (V_{BOR}/V_{POR}), the resistor network's wiper is loaded with the POR value (midscale). The volatile memory determines the analog output (V_{OUT}) pin voltage. After the device is powered up, the user can update the device's memory.

When the rising V_{DD} voltage crosses the V_{POR} trip point, the following occurs:

- The nonvolatile DAC register value is latched into the volatile DAC register.
- The nonvolatile Configuration bit values are latched into the volatile Configuration bits.
- The POR status bit is set ('1').
- The POR Reset Delay Timer (t_{PORD}) starts; when the POR Reset Delay Timer (t_{PORD}) times out, the serial interface is operational. During this delay time, the serial interface will not accept commands.
- The Device Memory Address Pointer is forced to 00h.

The Analog Output (V_{OUT}) state is determined by the state of the volatile Configuration bits and the DAC register. This is called a Power-on Reset (event).

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.

4.1.2 BROWN-OUT RESET

The Brown-out Reset occurs when a device has power applied to it and that power (voltage) drops below the specified range.

When the falling V_{DD} voltage crosses the V_{POR} trip point (BOR event), the following occurs:

- The serial interface is disabled.
- · EEPROM writes are disabled.
- The device is forced into a Power-Down state (PDnB:PDnA = 11). Analog circuitry is turned off.
- The volatile DAC register is forced to 000h.
- Volatile Configuration bits, VRnB:VRnA and Gx, are forced to '0'.

If the V_{DD} voltage decreases below the V_{RAM} voltage, all volatile memory may become corrupted.

As the voltage recovers above the V_{POR}/V_{BOR} voltage, see Section 4.1.1 "Power-on Reset".

Serial commands not completed due to a brown-out condition may cause the memory location (volatile and nonvolatile) to become corrupted.

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.



FIGURE 4-1:

POR/BOR Operation.

4.2 Device Memory

User memory includes the following types:

- Volatile Register Memory (RAM)
- Nonvolatile Register Memory
- Device Configuration Memory

Each memory address is 16 bits wide. There are up to 17 nonvolatile user control bits that do not reside in memory-mapped register space (see Section 4.2.3 "Device Configuration Memory").

4.2.1 VOLATILE REGISTER MEMORY (RAM)

There are up to twelve volatile memory locations:

- DAC0 through DAC7 Output Value registers
- V_{REF} Select register
- Power-Down Configuration register
- · Gain and Status register
- WiperLock Technology Status register

The volatile memory starts functioning when the device V_{DD} is at (or above) the RAM Retention Voltage (V_{RAM}). The volatile memory will be loaded with the default device values when the V_{DD} rises across the V_{POR}/V_{BOR} voltage trip point.

4.2.2 NONVOLATILE REGISTER MEMORY

This device family uses the nonvolatile memory for the DAC output value and Configuration registers:

- Nonvolatile DAC0 through DAC7 Output Value registers
- Nonvolatile V_{REF} Select register
- Nonvolatile Power-Down Configuration register
- Nonvolatile Gain register

The nonvolatile memory starts functioning below the device's V_{POR}/V_{BOR} trip point, and is loaded into the corresponding volatile registers whenever the device rises above the POR/BOR voltage trip point.

The device starts writing the nonvolatile (EEPROM) memory location at the completion of the serial interface command, after the Acknowledge pulse of the WRITE single command. Continuous WRITE commands addressing the nonvolatile memory are not permitted.

Note:	When the nonvolatile memory is written,
	the corresponding volatile memory is not
	modified.

Nonvolatile DAC registers enable the stand-alone operation of the device (without microcontroller control) after being programmed to the desired value.

4.2.3 DEVICE CONFIGURATION MEMORY

There are up to sixteen nonvolatile user bits that are not directly mapped into the address space. These nonvolatile device Configuration bits control the WiperLock technology for DAC registers and configuration (two bits per DAC).

The Status register shows the states of the device WiperLock technology Configuration bits. The Status register is described in Register 4-6.

The operation of WiperLock technology is discussed in **Section 4.2.6 "WiperLock Technology"**.

4.2.4 UNIMPLEMENTED REGISTER BITS

READ commands of a valid location will read unimplemented bits as '0'.

4.2.5 UNIMPLEMENTED (RESERVED) LOCATIONS

Normal (voltage) commands (READ or WRITE) to any unimplemented memory address (reserved) will result in a Command Error (CMDERR) condition. READ commands of a reserved location will read bits as '1'.

High-Voltage Commands (enable or disable) to any unimplemented Configuration bits will result in a Command Error (CMDERR) condition.

4.2.5.1 Default Factory POR Memory State of Nonvolatile Memory (EEPROM)

Table 4-2 shows the default factory POR initialization of the device memory map for the 8, 10 and 12-bit devices. In the case of volatile memory devices (MCP48FVBXX), the factory default values cannot be modified.

Note: The volatile memory locations will be determined by the nonvolatile memory states (registers and device Configuration bits).

TABLE 4-1: MCP48FXBX4/8 MEMORY MAP

Address	Function	Config Bit ⁽¹⁾	Quad	Octal
00h	Volatile DAC0 Register	CL0	Y	Y
01h	Volatile DAC1 Register	CL1	Y	Y
02h	Volatile DAC2 Register	CL2	Y	Y
03h	Volatile DAC3 Register	CL3	Y	Y
04h	Volatile DAC4 Register	CL4	_	Y
05h	Volatile DAC5 Register	CL5	_	Y
06h	Volatile DAC6 Register	CL6	_	Y
07h	Volatile DAC7 Register	CL7	_	Y
08h	V _{REF} Register	_	Y	Y
09h	Power-Down Register		Y	Y
0Ah	Gain and Status Register		Y	Y
0Bh	WiperLock™ Technology Status Register		Y	Y

Address	Function	Config Bit ⁽¹⁾	Quad	Octal
10h	Nonvolatile DAC0 Register	DL0	Y	Y
11h	Nonvolatile DAC1 Register	DL1	Y	Υ
12h	Nonvolatile DAC2 Register	DL2	Y	Y
13h	Nonvolatile DAC3 Register	DL3	Y	Y
14h	Nonvolatile DAC4 Register	DL4	_	Y
15h	Nonvolatile DAC5 Register	DL5	_	Y
16h	Nonvolatile DAC6 Register	DL6	_	Y
17h	Nonvolatile DAC7 Register	DL7	_	Y
18h	Nonvolatile V _{REF} Register	—	Y	Y
19h	Nonvolatile Power-Down Register	_	Y	Y
1Ah	Nonvolatile Gain Register	_	Y	Y
1Bh	Reserved	_	—	

Volatile Memory Address Range

Nonvolatile Memory Address Range

Note 1: Device Configuration memory bits require a high-voltage enable or disable command (LATn = V_{IHH} or CS = V_{IHH}) to modify the bit value.

TABLE 4-2: FACTORY DEFAULT POR/BOR VALUES

SS		POF	ک/BOR Value og POR/BOR Va				alue			
Addre	Function	8-Bit	10-Bit	12-Bit		Addre	Function	8-Bit	10-Bit	12-Bit
00h	Volatile DAC0 Register	7Fh	1FFh	7FFh		10h	Nonvolatile DAC0 Register	7Fh	1FFh	7FFh
01h	Volatile DAC1 Register	7Fh	1FFh	7FFh		11h	Nonvolatile DAC1 Register	7Fh	1FFh	7FFh
02h	Volatile DAC2 Register	FFh	3FFh	FFFh		12h	Nonvolatile DAC2 Register	FFh	3FFh	FFFh
03h	Volatile DAC3 Register	FFh	3FFh	FFFh		13h	Nonvolatile DAC3 Register	FFh	3FFh	FFFh
04h	Volatile DAC4 Register	FFh	3FFh	FFFh		14h	Nonvolatile DAC4 Register	FFh	3FFh	FFFh
05h	Volatile DAC5 Register	FFh	3FFh	FFFh		15h	Nonvolatile DAC5 Register	FFh	3FFh	FFFh
06h	Volatile DAC6 Register	FFh	3FFh	FFFh		16h	Nonvolatile DAC6 Register	FFh	3FFh	FFFh
07h	Volatile DAC7 Register	FFh	3FFh	FFFh		17h	Nonvolatile DAC7 Register	FFh	3FFh	FFFh
08h	V _{REF} Register	0000h	0000h	0000h		18h	Nonvolatile V _{REF} Register	0000h	0000h	0000h
09h	Power-Down Register	0000h	0000h	0000h		19h	Nonvolatile Power-Down Register	0000h	0000h	0000h
0Ah	Gain and Status Register	00 <mark>80</mark> h	00 <mark>80</mark> h	00 <mark>80</mark> h		1Ah	Nonvolatile Gain Register	0000h	0000h	0000h
0Bh	WiperLock™ Technology Status Register	0000h	0000h	0000h		1Bh	Reserved ⁽¹⁾	—	—	—

Volatile Memory address range

Nonvolatile Memory address range

Note 1: Reading a reserved memory location results in the SPI command error condition. The SDO pin will output all '0's. Forcing the \overline{CS} pin to the V_{IH} state will reset the SPI interface.

4.2.6 WIPERLOCK TECHNOLOGY

The MCP48FXBX4/8 WiperLock technology allows application-specific device settings (DAC register and configuration) to be secured without requiring the use of an additional write-protect pin. There are two Configuration bits (DLn:CLn) for each DAC channel (DAC0 through DAC7).

Dependent on the state of the DLn:CLn Configuration bits, WiperLock technology prevents the serial commands from the following actions on the DACn registers and bits:

- Writing to the specified volatile DACn register memory location
- Writing to the specified nonvolatile DACn register memory location
- Writing to the specified volatile DACn Configuration bits
- Writing to the specified nonvolatile DACn Configuration bits

Each pair of these Configuration bits controls one of the four modes.

To modify the Configuration bits, the HVC pin must be forced to the V_{IHH} state and then an enable or disable command must be received for the desired pair of DAC register addresses.

Example: To modify the CL0 bit, the enable or disable command specifies address 00h; while to modify the DL0 bit, the enable or disable command specifies address 10h.

Note: During device communication, if the device address/command combination is invalid or an unimplemented address is specified, the MCP48FXBX4/8 will command error that command byte. To reset the serial interface state machine, the \overline{CS} pin must be driven to the Inactive state (V_{II}) before returning to the Active state (V_{IL} or V_{IHH}).

4.2.6.1 POR/BOR Operation with WiperLock Technology Enabled

The WiperLock Technology state is not affected by a POR/BOR event. A POR/BOR event will load the volatile DACn register values with the nonvolatile or default factory values (in case of volatile memory only devices).

		Regist	ter/Bits		
DLn:CLn ⁽¹⁾	Ln:CLn ⁽¹⁾ DACn Wiper		DACn Cor	nfiguration ⁽¹⁾	Comments
	Volatile	Nonvolatile	Volatile	Nonvolatile	
11	Locked	Locked	Locked	Locked	All DACn registers are locked.
10	Locked	Locked	Unlocked	Locked	All DACn registers are locked, except for volatile DACn Configuration registers. This allows operation of Power-Down modes.
01	Unlocked	Locked	Unlocked	Locked	Volatile DACn registers are unlocked, nonvolatile DACn registers are locked.
00	Unlocked	Unlocked	Unlocked	Unlocked	All DACn registers are unlocked.

TABLE 4-3: WIPERLOCK™ TECHNOLOGY CONFIGURATION BITS – FUNCTIONAL DESCRIPTION

Note 1: The state of these Configuration bits (DLn:CLn) is reflected in the WLnB:WLnA bits, as shown in Register 4-6. DAC Configuration bits include Voltage Reference Control bits (VRnB:VRnA), Power-Down Control bits (PDnB:PDnA) and Output Gain bits (Gx).

4.2.7 **DEVICE REGISTERS**

Register 4-1 shows the format of the DAC Output Value registers for both volatile and nonvolatile memory locations. These registers will be either 8 bits, 10 bits or 12 bits wide. The values are right justified.

DAC0 TO DAC7: DAC OUTPUT VALUE REGISTERS **REGISTER 4-1:** (ADDRESSES 00h THROUGH 07h/10h THROUGH 17h; VOLATILE/NONVOLATILE)

	U-0	U-0	U-0	U-0	R/W-n											
12-bit	_	_	—	—	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
10-bit	_	_	_	_	_(1)	_(1)	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00
8-bit			—	—	_(1)	(1)	(1)	(1)	D07	D06	D05	D04	D03	D02	D01	D00
	bit 15															hit 0

bit 15

bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= 12-bit device	= 10-bit device	= 8-bit device	

12-Bit	10-Bit	8-Bit	
bit 15-12	bit 15-10	bit 15-8	Unimplemented: Read as '0'
bit 11-0	—	—	D11-D00: DAC Output Value – 12-bit devices FFFh = Full-scale output value 7FFh = Midscale output value 000h = Zero scale output value
_	bit 9-0	—	D09-D00: DAC Output Value – 10-bit devices 3FFh = Full-scale output value 1FFh = Midscale output value 000h = Zero scale output value
_	_	bit 7-0	D07-D00: DAC Output Value – 8-bit devicesFFh= Full-scale output value7Fh= Midscale output value000h= Zero scale output value

Note 1: Unimplemented bit, read as '0'.

Register 4-2 shows the format of the Voltage Reference Control register. Each DAC has two bits to control the source of the DAC's voltage reference. This register is for both volatile and nonvolatile memory locations.

REGISTER 4-2: VREF: VOLTAGE REFERENCE CONTROL REGISTER (ADDRESSES 08h AND 18h; VOLATILE/NONVOLATILE)

Octal	
Quad	

R/W-n VR7B VR7A VR6B VR6A VR5B VR5A VR4B VR4A VR3B VR3A VR2B VR2A VR1B VR1A __(1) __(1) __(1) __(**1**) __(**1**) __(**1**) __(**1**) VR3B VR3A VR2B VR2A VR1B VR1A

bit 15

VR0A bit 0

R/W-n

VR0A

R/W-n

VR0B

VR0B

Logond

__(**1**)

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Quad-channel device	= Octal-channel dev	vice	

Octal	Quad	
—	bit 15-8	Unimplemented: Read as '0'
bit 15-0	bit 7-0	VRnB:VRnA: DAC Voltage Reference Control
		 11 = V_{REF} pin (buffered); V_{REF} buffer enabled 10 = V_{REF} pin (unbuffered); V_{REF} buffer disabled 01 = Internal band gap (1.22V typical); V_{REF} buffer enabled, V_{REF} voltage driven when powered down 00 = V_{DD} (unbuffered); V_{REF} buffer disabled Use this state with Power-Down bits for lowest current.

Note 1: Unimplemented bit, read as '0'.

Register 4-3 shows the format of the Power-Down Control register. Each DAC has two bits to control the Power-Down state of the DAC. This register is for both volatile and nonvolatile memory locations.

REGISTER 4-3: POWER-DOWN CONTROL REGISTER (ADDRESSES 09h, 19h; VOLATILE/NONVOLATILE)

Octal Quad

R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n
PD7B	PD7A	PD6B	PD6A	PD5B	PD5A	PD4B	PD4A	PD3B	PD3A	PD2B	PD2A	PD1B	PD1A	PD0B	PD0A
(1)	(1)	(1)	_(1)	(1)	(1)	(1)	(1)	PD0B	PD0A	PD0B	PD0A	PD0B	PD0A	PD0B	PD0A
bit 15															bit 0

l edenq.

Lei	Jenu.			
R =	Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n :	Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
	= Quad-channel device	e 🔝 = Octal-channel devid	ce	

Octal Quad

_	bit 15-8	Unimplemented: Read as '1'
bit 15-0	bit 7-0	PDnB:PDnA: DAC Power-Down Control ⁽²⁾
		11 = Powered down – V _{OUT} is open circuit
		10 = Powered down – V_{OUT} is loaded with a 125 k Ω resistor to ground
		01 = Powered down – V_{OUT} is loaded with a 1 k Ω resistor to ground
		00 = Normal operation (not powered down)

Note 1: Unimplemented bit, read as '0'.

2: See Table 5-4 for more details.

Register 4-4 shows the format of the volatile Gain Control and System Status register. Each DAC has one bit to control the gain of the DAC and three status bits.

REGISTER 4-4: GAIN CONTROL AND SYSTEM STATUS REGISTER (ADDRESS 0Ah; VOLATILE)

		-			-	-		-	-	-						-
	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/C-1	R-0	U-0	U-0	U-0	U-0	U-0	U-0
Octal	G7	G6	G5	G4	G3	G2	G1	G0	POR	EEWA	_					_
Quad	(1)	(1)	(1)	(1)	G3	G2	G1	G0	POR	EEWA	_		_		_	_
	bit 15															bit 0
	Legend	1:														
	R = Readable bitW = Writable bitC = Clearable bitU = Unimplemented bit, read as f										as '0'					
	-n = Val	ue at P	OR	. <u>'1'</u>	= Bit is	set		'0' = Bi	t is clea	ared		x = Bit	is unkn	own		
	= Q(uad-cha	annel de	evice	= Ociai-channel device											
	Octal	Qua	ad													
	—	bit	15-12	Unimp	lement	ed: Rea	ad as 'C)'								
	bit 15-8	bit	11-8	Gn: D/	AC Cha	nnel n (Dutput [Driver G	ain Co	ntrol						
				1 = 2x	gain											
				0 = 1x	gain											
	bit 7	bit	7	POR: F	Power-c	on Rese	t (Brow	n-out R	eset) S	tatus bit						
				This bi	t indicat	es if a F	POR or	BOR e	vent ha	s occurre	ed sinc	e the la	st reai	comm	and of t	his
				registe	r. Read	ing this	registe	r clears	the sta	te of the	POR s	status bi	it.			
	 1 = A POR (BOR) event has occurred since the last read of this register; reading this register clears this bit 									egister						
				0 = A	POR (I	BOR) ev	ent ha	s not oc	curred	since the	e last re	ead of t	his regi	ster		
	bit 6	bit (6	EEWA	: EEPR	OM Wri	te Activ	ve Statu	s							
				This bit	t indicat	es if the	EEPR	OM wri	te cycle	e is occu	rring.					

- 1 = An EEPROM write cycle is currently occurring; only serial commands to the volatile memory are allowed
- 0 = An EEPROM write cycle is NOT currently occurring
- bit 5-0 bit 5-0 Unimplemented: Read as '0'
- Note 1: Unimplemented bit, read as '0'.

Register 4-5 shows the format of the nonvolatile Gain Control register. Each DAC has one bit to control the gain of the DAC.

REGISTER 4-5: GAIN CONTROL REGISTER (ADDRESS 1Ah; NONVOLATILE)

	-			-	-	-				-					
R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	R/W-n	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
G7	G6	G5	G4	G3	G2	G1	G0		_	—	—	—	—	—	_
(1)	(1)	(1)	(1)	G3	G2	G1	G0	_					_	_	_
bit 15															bit 0
Legend	d:														
R = Rea	adable b	oit	W =	Writable	e bit	U	= Unimp	lement	ed bit,	read as	'0'				
-n = Va	lue at P0	OR	' <u>1' =</u>	Bit is se	t	'0'	= Bit is	cleared	1			x = E	Bit is un	known	
= Q	uad-cha	nnel dev	ice	= Octal-	channe	l device									
	R/W-n G7 (1) bit 15 Legend R = Re -n = Va = G	R/W-n R/W-n G7 G6 (1) (1) bit 15	R/W-n R/W-n R/W-n G7 G6 G5 (1) (1) (1) bit 15	R/W-n R/W-n R/W-n G7 G6 G5 G4 (1) (1) (1) (1) bit 15 (1) (1) (1) B Readable bit W = W = -n = Value at POR '1' = (1') =	R/W-n R/W-n R/W-n R/W-n G7 G6 G5 G4 G3 (1) (1) (1) (1) G3 bit 15 (1) (1) (1) G3 Legend: (1) (1) (1) G3 n = Readable bit W = Writable W = Writable Y = Bit is set	R/W-n R/W-n R/W-n R/W-n R/W-n G7 G6 G5 G4 G3 G2 (1) (1) (1) (1) G3 G2 bit 15 (1) (1) (1) G3 G2 equal: (1) (1) (1) (1) G3 G2 bit 15 (1) (1) (1) G3 G2 c (1) (1) (1) (1) G3 G2 bit 15 (1) (1) (1) (1) (1) (1) (1) R = Readable bit W = Writable bit (1) = Bit is set (1) = Octal-channe (1) = Octal-channe	R/W-n R/W-n <th< td=""><td>R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nG7G6G5G4G3G2G1G0(1)(1)(1)(1)G3G2G1G0bit 15Legend: R = Readable bitW = Writable bitU = Unimp (1' = Bit is setU = Unimp (0' = Bit is-n = Value at POR'1' = Bit is set'0' = Bit is= Quad-channel device= Octal-channel device</td><td>R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nU-0G7G6G5G4G3G2G1G0—(1)(1)(1)(1)G3G2G1G0—bit 15Legend: R = Readable bitW = Writable bitU = Unimplement '0' = Bit is cleared = Octal-channel device</td><td>R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nR/W-nU-0U-0G7G6G5G4G3G2G1G0——(1)(1)(1)(1)G3G2G1G0——bit 15Legend:R = Readable bitW = Writable bitU = Unimplemented bit, ·1' = Bit is set0' = Bit is cleared= Quad-channel device\Box = Octal-channel device</td><td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0 U-0 G7 G6 G5 G4 G3 G2 G1 G0 (1) (1) (1) (1) G3 G2 G1 G0 bit 15 </td><td>R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nR/W-nU-0U-0U-0U-0G7G6G5G4G3G2G1G0(1)(1)(1)(1)G3G2G1G0(1)(1)(1)(1)G3G2G1G0bit 15Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is cleared= Quad-channel device = Octal-channel device</td><td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-10 U-10<!--</td--><td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 <thu-0< th=""> U-0 U-0<td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0</td></thu-0<></td></td></th<>	R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nG7G6G5G4G3G2G1G0(1)(1)(1)(1)G3G2G1G0bit 15Legend: R = Readable bitW = Writable bitU = Unimp (1' = Bit is setU = Unimp (0' = Bit is-n = Value at POR'1' = Bit is set'0' = Bit is= Quad-channel device= Octal-channel device	R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nU-0G7G6G5G4G3G2G1G0—(1)(1)(1)(1)G3G2G1G0—bit 15Legend: R = Readable bitW = Writable bitU = Unimplement '0' = Bit is cleared = Octal-channel device	R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nR/W-nU-0U-0G7G6G5G4G3G2G1G0——(1)(1)(1)(1)G3G2G1G0——bit 15Legend:R = Readable bitW = Writable bitU = Unimplemented bit, ·1' = Bit is set0' = Bit is cleared= Quad-channel device \Box = Octal-channel device	R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0 U-0 G7 G6 G5 G4 G3 G2 G1 G0 (1) (1) (1) (1) G3 G2 G1 G0 bit 15	R/W-nR/W-nR/W-nR/W-nR/W-nR/W-nR/W-nU-0U-0U-0U-0G7G6G5G4G3G2G1G0(1)(1)(1)(1)G3G2G1G0(1)(1)(1)(1)G3G2G1G0bit 15Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is cleared= Quad-channel device = Octal-channel device	R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-10 U-10 </td <td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 <thu-0< th=""> U-0 U-0<td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0</td></thu-0<></td>	R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0 <thu-0< th=""> U-0 U-0<td>R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0</td></thu-0<>	R/W-n R/W-n R/W-n R/W-n R/W-n R/W-n U-0 U-0

Octal Quad

—	bit 15-12	Unimplemented: Read as '0'
bit 15-8	bit 11-8	Gn: DACn Output Driver Gain Control bits
		1 = 2x gain
		0 = 1x gain
bit 7-0	bit 7-0	Unimplemented bits.

Note 1: Unimplemented bit, read as '0'.

DS20006362A-page 62

Register 4-6 shows the format of the DAC WiperLock Technology Status register.

	REGIS	TER 4	-6:	DAC	ViperL	ock™	TECH	NOLOO	GY STA	TUS R	EGIST	ER (Al	DDRES	SS 0Bh	; VOL/	ATILE)
	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾	R-0 ⁽¹⁾
Octal	WL7B	WL7A	WL6B	WL6A	WL5B	WL5A	WL4B	WL4A	WL3B	WL3A	WL2B	WL2A	WL1B	WL1A	WL0B	WL0A
Quad	(2)	(2)	(2)	(<u>2</u>)	(2)	(2)	(2)	(2)	WL3B	WL3A	WL2B	WL2A	WL1B	WL1A	WL0B	WL0A
	bit 15															bit 0
	Legen	d:														
	R = Re	eadable	bit	W	= Writa	ble bit		U = Ur	nimplem	ented b	it, read	as '0'				
	-n = Va	alue at F	POR	'1'	= Bit is	set		'0' = Bi	t is clea	red			x =	Bit is u	nknowr	1 I
	Octal	Qu	ad													
	—	bit	15-8	Unimp	lement	ed: Rea	ad as '0	,								
	bit 15-0	0 bit	7-0	WLnB:	WLnA:	Wiperl	_ock™	Techno	logy Sta	atus						
				These	bits refl	ect the	state of	the DL	n:CLn r	nonvola	tile Con	figuratio	on bits.			
				11 = D	AC Wip	er and	DAC C	onfigura	ation (vo	olatile a	nd non	olatile	register	s) are lo	ocked	
				(E	DLn = C	Ln = Ei	nabled)	ر مر م			0.000	f ian		volatila		
	10 = DAC Wiper (volatile and nonvolatile) and DAC Configuration (nonvolatile registers) are															
	01 = DAC Wiper (nonvolatile) and DAC Configuration (nonvolatile registers) are locked															
		(DLn = Disabled; CLn = Enabled)														
				00 = D	AC Wip	er and	DAC C	onfigura	ation are	e unlocł	ked (DL	n = CLr	n = Disa	abled)		

Note 1:	POR value depends on the programmed values of the DLn:CLn Configuration bits. The devices are
	shipped with a default DLn:CLn Configuration bit state of '0'.

2: Unimplemented bit, read as '0'.

NOTES:

5.0 DAC CIRCUITRY

The Digital-to-Analog Converter circuitry converts a digital value into its analog representation. The description shows the functional operation of the device.

The DAC circuit uses a resistor ladder implementation. Devices have up to eight DACs.

Figure 5-1 shows the functional block diagram for the MCP48FXBX4/8 DAC circuitry.

The functional blocks of the DAC include:

- Resistor Ladder
- Voltage Reference Selection
- Output Buffer/V_{OUT} Operation
- Internal Band Gap
- Latch Pins (LATn)
- Power-Down Operation



FIGURE 5-1: MCP48FXBX4/8 DAC Module Block Diagram.

5.1 Resistor Ladder

The resistor ladder is a digital potentiometer with the B Terminal internally grounded and the A Terminal connected to the selected reference voltage (see Figure 5-2). The volatile DAC register controls the wiper position. The Wiper Voltage (V_W) is proportional to the DAC register value divided by the number of Resistor Elements (R_S) in the ladder (256, 1024 or 4096) related to the V_{RL} voltage.

The output of the resistor network will drive the input of an output buffer.



FIGURE 5-2: Resistor Ladder Model.

The resistor network is made of these three parts:

- Resistor ladder (string of R_S elements)
- · Wiper switches
- DAC register decode

The Resistor Ladder (R_{RL}) has a typical impedance of approximately 120 k Ω . This resistance may vary from device to device by up to ±20%. Since this is a voltage divider configuration, the actual R_{RL} resistance does not affect the output given a fixed voltage at V_{RL}.

Equation 5-1 shows the calculation for the step resistance:

EQUATION 5-1: R _S CALCULA	TION
--------------------------------------	------

$R_S = \frac{R_{RL}}{(256)}$	8-Bit Device
$R_S = \frac{R_{RL}}{(1024)}$	10-Bit Device
$R_S = \frac{R_{RL}}{(4096)}$	12-Bit Device

Note: The maximum wiper position is $2^n - 1$, while the number of resistors in the resistor ladder is 2^n . This means that when the DAC register is at full scale, there is one Resistor Element (R_S) between the wiper and the V_{RL} voltage.

If the unbuffered V_{REF} pin is used as the V_{RL} voltage source, this voltage source should have a low output impedance.

When the DAC is powered down, the resistor ladder is disconnected from the selected reference voltage.

5.2 Voltage Reference Selection

The resistor ladder has up to four sources for the reference voltage. Two user control bits (VRnB:VRnA) are used to control the selection with the selection connected to the V_{RL} node (see Figure 5-3 and Figure 5-4).



FIGURE 5-3: Resistor Ladder Reference Voltage Selection Block Diagram.

The four voltage source options for the resistor ladder are:

- 1. V_{DD} pin voltage.
- 2. Internal Voltage Reference (V_{BG}).
- 3. V_{REF} pin voltage unbuffered.
- 4. V_{REF} pin voltage internally buffered.

The selection of the voltage is specified with the volatile VRnB:VRnA Configuration bits (see Register 4-2). There are nonvolatile and volatile VRnB:VRnA Configuration bits. On a POR/BOR event, the state of the nonvolatile VRnB:VRnA Configuration bits is latched into the volatile VRnB:VRnA Configuration bits.

When the user selects the V_{DD} as reference, the V_{REF} pin voltage is not connected to the resistor ladder.



FIGURE 5-4: Reference Voltage Selection Implementation Block Diagram.

If the $V_{\mbox{\scriptsize REF}}$ pin is selected, then a selection has to be made between the Buffered and Unbuffered mode.

5.2.1 BUFFERED MODE

The V_{REF} pin voltage may be from 0.01V to V_{DD} – 0.04V. The input buffer (amplifier) provides low offset voltage, low noise and a very high input impedance, with only minor limitations on the input range and frequency response.

- **Note 1:** Any variation or noises on the reference source can directly affect the DAC output. The reference voltage needs to be as clean as possible for accurate DAC performance.
 - If the V_{REF} pin is tied to the V_{DD} voltage, the V_{DD} mode (VRnB:VRnA = 00) is recommended.

5.2.2 UNBUFFERED MODE

The V_{REF} pin voltage may be from V_{SS} to V_{DD}.

- **Note 1:** The voltage source should have a low output impedance. If the voltage source has a high output impedance, then the voltage on the V_{REF} pin is lower than expected. The resistor ladder has a typical impedance of 140 k Ω and a typical capacitance of 29 pF.
 - If the V_{REF} pin is tied to the V_{DD} voltage, the V_{DD} mode (VRnB:VRnA = 00) is recommended.

5.2.3 BAND GAP MODE

If the internal band gap is selected, then the external V_{REF} pin should not be driven and should only use high-impedance loads.

The band gap output is buffered, but the internal switches limit the current that the output should source to the V_{REF} pin. The resistor ladder buffer is used to drive the band gap voltage for the cases of multiple DAC outputs. This ensures that the resistor ladders are always properly sourced when the band gap is selected.

5.3 Internal Band Gap

The internal band gap is designed to drive the resistor ladder buffer.

The resistance of a Resistor Ladder (R_{RL}) is targeted to be 140 k Ω (±40 k Ω), which means a minimum resistance of 100 k Ω .

The band gap selection can be used across the V_{DD} voltages while maximizing the V_{OUT} voltage ranges. For V_{DD} voltages below the 2 × Gain × V_{BG} voltage, the output for the upper codes will be clipped to the V_{DD} voltage. Table 5-1 shows the maximum DAC register code given device V_{DD} and Gain bit setting.

TABLE 5-1: V_{OUT} USING BAND GAP

(3)	Bain	Max E	DAC Co	de ⁽¹⁾	
V _{DD}	DAC (12-Bit	10-Bit	8-Bit	Comment
55	1	FFFh	3FFh	FFh	$V_{OUT(max)} = 2.44V^{(2)}$
5.5	2	FFFh	3FFh	FFh	V _{OUT(max)} = 4.88V ⁽²⁾
27	1	FFFh	3FFh	FFh	V _{OUT(max)} = 2.44V ⁽²⁾
2.1	2	8CDh	233h	8Ch	~ 0 to 56% range

- **Note 1:** Without the V_{OUT} pin voltage being clipped.
 - **2:** When $V_{BG} = 1.22V$ typical.
 - **3:** Band gap performance achieves full performance starting from a V_{DD} of 2.0V.

5.4 Output Buffer/V_{OUT} Operation

The output driver buffers the Wiper Voltage (V_W) of the resistor ladder.

The DAC output is buffered with a low-power and precision output amplifier (op amp). This amplifier provides a rail-to-rail output with low offset voltage and low noise. The amplifier's output can drive the resistive and high capacitive loads without oscillation. The amplifier provides a maximum load current, which is enough for most programmable voltage reference applications. See **Section 1.0 "Electrical Characteristics"** for the specifications of the output amplifier.

Note: The load resistance must be kept higher than $5 k\Omega$ for the stable and expected analog output (to meet electrical specifications).

Figure 5-5 shows the block diagram of the output driver circuit.

The user can select the output gain of the output amplifier. The gain options are:

- a) Gain of 1, when either the V_{DD} , External V_{REF} or Band Gap mode are used. In case of the Band Gap mode, the effective gain is 2; see Section 5.3 "Internal Band Gap".
- b) Gain of 2, when the External V_{REF} or Internal Band Gap modes are used. In case of the Band Gap mode, the effective gain is 4; see Section 5.3 "Internal Band Gap".



FIGURE 5-5:

Output Driver Block Diagram.

5.4.1 PROGRAMMABLE GAIN

The amplifier's gain is controlled by the Gain (G) Configuration bit (see Register 4-5) and the $\rm V_{RL}$ reference selection.

The volatile Gain bit value can be modified by:

- · POR events
- BOR events
- SPI WRITE commands

5.4.2 OUTPUT VOLTAGE

The volatile DAC register values, along with the device's Configuration bits, control the analog V_{OUT} voltage. The volatile DAC register's value is unsigned binary. The formula for the output voltage is given in Equation 5-2. Table 5-5 shows examples of volatile DAC register values and the corresponding theoretical V_{OUT} voltage for the MCP48FXBX4/8 devices.

EQUATION 5-2: CALCULATING OUTPUT VOLTAGE (V_{OUT})



Note: When Gain = 2 (V_{RL} = V_{REF}) and if $V_{REF} > V_{DD}/2$, the V_{OUT} voltage will be limited to V_{DD} . So if $V_{REF} = V_{DD}$, then the V_{OUT} voltage will not change for volatile DAC register values midscale and greater, since the op amp is at full-scale output.

The following events update the DAC register value, and therefore, the analog Voltage Output (V_{OUT}):

- POR
- BOR
- WRITE command

The $V_{\mbox{OUT}}$ voltage starts driving to the new value after the event has occurred.

5.4.3 STEP VOLTAGE (V_S)

The step voltage depends on the device resolution and the calculated output voltage range. One LSb is defined as the ideal voltage difference between two successive codes. The step voltage can be easily calculated by using Equation 5-3 (DAC register value is equal to 1). Theoretical step voltages are shown in Table 5-2 for several $V_{\sf RFF}$ voltages.

EQUATION 5-3: V_S CALCULATION

$$V_{S} = \frac{V_{RL}}{\# Resistor in Resistor Ladder} \times Gain$$

Where:
Resistors in R-Ladder = 4096 (12-bit)
1024 (10-bit)
256 (8-bit)

TABLE 5-2:THEORETICAL STEP
VOLTAGE (VS)⁽¹⁾

	V _{REF}					
	5.0	2.7	1.8	1.5	1.0	
	1.22 mV	659 µV	439 µV	366 µV	244 µV	12-bit
v_{s}	4.88 mV	2.64 mV	1.76 mV	1.46 mV	977 µV	10-bit
	19.5 mV	10.5 mV	7.03 mV	5.86 mV	3.91 mV	8-bit

Note 1: When Gain = 1x, $V_{FS} = V_{RL}$ and $V_{ZS} = 0V$.

5.4.4 OUTPUT SLEW RATE

Figure 5-6 shows an example of the slew rate for the V_{OUT} pin. The slew rate can be affected by the characteristics of the circuit connected to the V_{OUT} pin.



FIGURE 5-6: V_{OUT} Pin Slew Rate.

5.4.4.1 Small Capacitive Load

With a small Capacitive Load (C_L), the output buffer's current is not affected, but the V_{OUT} pin's voltage is not a step transition from one output value (DAC register value) to the next output value. The change of the V_{OUT} voltage is limited by the output buffer's characteristics, so the V_{OUT} pin voltage will have a slope from the old voltage to the new one. This slope is fixed for the output buffer and is referred to as the Buffer Slew Rate (SR_{BUE}).

5.4.4.2 Large Capacitive Load

With a larger capacitive load, the slew rate is determined by two factors:

- The output buffer's Short-Circuit Current (I_{SC})
- The V_{OUT} pin's external load

 $\rm I_{OUT}$ cannot exceed the output buffer's Short-Circuit Current (I_{SC}), which fixes the output Buffer Slew Rate (SR_{BUF}). The voltage on the Capacitive Load, V_{CL}, changes at a rate proportional to I_{OUT}, which fixes a Capacitive Load Slew Rate (SR_{CL}).

The V_{CL} voltage slew rate is limited to the slower of the output buffer's internally set Slew Rate (SRBUF) and the Capacitive Load Slew Rate (SR_{CL}).

5.4.5 DRIVING RESISTIVE AND CAPACITIVE LOADS

The V_{OUT} pin can drive up to 100 pF of capacitive load in parallel with a 5 k Ω resistive load (to meet electrical specifications).

 V_{OUT} drops slowly as the load resistance decreases after about $3.5\,k\Omega.$ It is recommended to use a load with R_L greater than 5 $k\Omega.$

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response with overshoot and ringing in the step response. That is, since the V_{OUT} pin's voltage does not quickly follow the buffer's input voltage (due to the large capacitive load), the output buffer will overshoot the desired target voltage. Once the driver detects this overshoot, it compensates by forcing it to a voltage below the target. This causes voltage ringing on the V_{OUT} pin.

When driving large capacitive loads with the output buffer, a small Series Resistor (R_{ISO}) at the output (see Figure 5-7) improves the output buffer's stability (feedback loop's phase margin) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



FIGURE 5-7: Circuit to Stabilize the Output Buffer for Large Capacitive Loads (C_L) .

The R_{ISO} resistor value for your circuit needs to be selected. The resulting frequency response peaking and step response overshoot for this R_{ISO} resistor value should be verified on the bench. Modify the R_{ISO}'s resistance value until the output characteristics meet your requirements.

A method to evaluate the system's performance is to inject a step voltage on the V_{REF} pin and observe the V_{OUT} pin's characteristics.

Note: Additional insight into circuit design for driving capacitive loads can be found in AN884, *"Driving Capacitive Loads with Op Amps"* (DS00884).

5.5 Power-Down Operation

To allow the application to conserve power when the DAC operation is not required, three Power-Down modes are available. The Power-Down configuration bits (PDnB:PDnA) control the power-down operation (Figure 5-8 and Table 5-3). On devices with multiple DACs, each DACs Power-Down mode is individually controllable. All Power-Down modes do the following:

- Turn off most DAC module's internal circuits (output op amp, resistor ladder, etc.)
- Op amp output becomes high-impedance to the $V_{\mbox{OUT}}$ pin
- Disconnect the resistor ladder from the Reference Voltage (V_{RL})
- Retain the value of the volatile DAC register and Configuration bits and the nonvolatile (EEPROM) DAC register and Configuration bits

Depending on the selected Power-Down mode, the following will occur:

- V_{OUT} pin is switched to one of the two resistive pull-downs (see Table 5-4):
 - 125 kΩ (typical)
 - 1 kΩ (typical)
- Op amp is powered down and the V_{OUT} pin becomes high-impedance

There is a delay (T_{PDE}) between the PDnB:PDnA bits, changing from '00' to either '01', '10' or '11', with the op amp no longer driving the V_{OUT} output and the pull-down resistors sinking current.



FIGURE 5-8: Diagram.

V_{OUT} Power-Down Block

In any of the Power-Down modes where the V_{OUT} pin is not externally connected (sinking or sourcing current), the power-down current will typically be 680 nA for a quad DAC device. As the number of DACs increases, the device's power-down current will also increase.

The Power-Down bits are modified by using a WRITE command to the volatile Power-Down register or a POR event which transfers the nonvolatile Power-Down register to the volatile Power-Down register.

TABLE 5-3:POWER-DOWN BITS AND
OUTPUT RESISTIVE LOAD

PDnB	PDnA	Function			
0	0	Normal operation			
0	1	1 k Ω resistor to ground			
1	0	125 k Ω resistor to ground			
1	1	Open circuit			

Table 5-4 shows the current sources for the DAC based on the selected source of the DAC's reference voltage and if the device is in a normal operating mode or in one of the Power-Down modes.

	TABLE 5-4:	DAC CURRENT	SOURCES
--	------------	-------------	---------

PDnB:A = 00, VRnB:A =				PDnB:A ≠ 00, VRnB:A =			
00	01	10	11	00	01	10	11
Υ	Υ	Y	Υ	Ν	Ν	Ν	Ν
Y	Y	N ⁽¹⁾	Y	Ν	Ν	N ⁽¹⁾	Ν
Ν	Υ	Ν	Υ	Ν	Ν	Ν	Ν
Ν	Υ	Ν	Ν	Ν	Υ	Ν	Ν
	PI 00 Y Y N N	PDnB: 00 01 Y Y Y Y N Y N Y	PDnB:A = 0 VRnB:A = 00 01 Y Y Y Y Y Y N Y N Y N Y	PDnB:A = 00, VRNB:A = 00 01 10 11 Y Y Y Y Y Y Y Y Y Y N ⁽¹⁾ Y N Y N Y N Y N N	PDnB:A = 00, VRnB:A = 00 PI 00 01 10 11 00 Y Y Y Y N Y Y Y Y N Y Y N Y N Y Y N Y N Y Y N Y N N Y N Y N N Y N N N	PDnB:A=00, PDnB:V 00 01 10 11 00 01 Y Y Y Y N N Y Y Y Y N N Y Y N Y N N Y Y N Y N N Y Y N Y N N N Y N Y N N N Y N N N N	PDnB:A = 0 PDnB:A \neq 0 VR I VR VR I VR I <td< td=""></td<>

Note 1: Current is sourced from the V_{REF} pin, not the device V_{DD} .

Section 7.0 "SPI Device Commands" describes the SPI commands for writing the power-down bits. The command that can update the volatile PDnB:PDnA bits is a WRITE command (normal and high voltage).

Note:	The SPI serial interface circuit is not
	affected by the Power-Down mode. This
	circuit remains active in order to receive
	any command that might come from the
	master device.

5.5.1 EXITING POWER-DOWN

When the device exits Power-Down mode, the following occurs:

- Disabled circuits (op amp, resistor ladder, etc.) are turned on
- The resistor ladder is connected to the selected Reference Voltage (V_{RL})
- · The selected pull-down resistor is disconnected
- The V_{OUT} output will be driven to the voltage represented by the volatile DAC register's value and Configuration bits

The V_{OUT} output signal requires time as these circuits are powered up and the output voltage is driven to the specified value as determined by the volatile DAC register and Configuration bits.

Note: Since the op amp and resistor ladder are powered off (0V), the op amp's Input Voltage (V_W) can be considered 0V. There is a delay (T_{PDD}) between the PDnB:PDnA bits updating to '00' and the op amp driving the V_{OUT} output. The op amp's settling time (from 0V) needs to be taken into account to ensure the V_{OUT} voltage reflects the selected value.

Any WRITE command where the PDnB:PDnA bits are '00' will cause the device to exit the Power-Down mode.

5.6 DAC Registers, Configuration Bits and Status Bits

The MCP48FXBX4/8 device family has both volatile and nonvolatile (EEPROM) memory options. Table 4-2 shows the volatile and nonvolatile memory, and their interaction due to a POR event.

There are five Configuration bits, DAC registers, and two volatile status bits in both the volatile and nonvolatile memory. The DAC registers (volatile and nonvolatile) will be either twelve bits (MCP48FXB2X), ten bits (MCP48FEB1X) or eight bits (MCP48FXB0X) wide.

When the device is first powered up, it automatically uploads the EEPROM memory values or factory default values (in case of MCP48FVBXX devices) to the volatile memory. The volatile memory determines the analog Output Voltage (V_{OUT}) pin. After the device is powered up, the user can update the memory.

This memory is read and written through the SPI interface. See Section 6.0 "SPI Serial Interface Module" and Section 7.0 "SPI Device Commands" for more details on reading and writing the device's memory.

When the nonvolatile memory is written, the device starts writing the EEPROM cell at the Acknowledge pulse of the WRITE single memory location command.

Register 4-4 shows the operation of the device status bits and Table 4-2 shows the factory default value of a POR/BOR event for the device Configuration bits.

There are two status bits. These are only in volatile memory and indicate the status of the device. The POR bit indicates if the device V_{DD} is above or below the POR trip point. During normal operation, this bit should be '1'. The EEWA bit indicates if an EEPROM write cycle is in progress. While the EEWA bit is '1' (during the EEPROM writing), all commands are ignored, except for the READ command.

Latch Pins (LATn) 5.7

The Latch pins control when the volatile DAC register value is transferred to the DAC wiper. This is useful for applications that need to synchronize the wiper(s) updates to an external event, such as zero-crossing or updates to the other wipers on the device. The \overline{LAT} pin functionality is asynchronous to the serial interface operation.

When the \overline{LAT} pin is high, transfers from the volatile DAC register to the DAC wiper are inhibited. The volatile DAC register value(s) can continue to update.

When the \overline{LAT} pin is low, the volatile DAC register value is transferred to the DAC wiper.

This allows the volatile DAC0 through Note: DAC7 registers to be updated while the LATn pins are high, and to have outputs synchronously updated as the LATn pins are driven low.

Figure 5-9 shows the interaction of the \overline{LAT} pin and the loading of the DAC Wiper n (from the volatile DAC register n). The transfers are level-driven. If the \overline{LAT} pin is held low, the corresponding DAC wiper is updated as soon as the volatile DAC register value is updated.

The \overline{LAT} pin allows the DAC wiper to be updated to an external event and have multiple DAC channels/devices updating at a common event.



FIGURE 5-9: LAT and DAC Interaction.

Since the DAC wiper n is updated from the volatile DAC register n, all DACs that are associated with a given LAT pin can be updated synchronously.

If the application does not require synchronization, then this signal should be tied low.

Figure 5-10 shows two examples of using the \overline{LAT} pin to control when the Wiper register is updated relative to the value of a sine wave signal.



FIGURE 5-10: LAT Pin Operation Example.
	Volatile DAC	· · · (1)	LSI	D	Gain	V _{OUT} ⁽³⁾	-
Device	Register Value	V _{RL} (")	Equation	μV	Selection ⁽²⁾	Equation	V
	1111 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V _{RL} * (4095/4096) * 1	4.998779
		2.5V	2.5V/4096	610.4	1x	V _{RL} * (4095/4096) * 1	2.499390
					2x ⁽²⁾	V _{RL} * (4095/4096) * 2)	4.998779
:-bit	0111 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V _{RL} * (2047/4096) * 1)	2.498779
(12		2.5V	2.5V/4096	610.4	1x	V _{RL} * (2047/4096) * 1)	1.249390
32X					2x ⁽²⁾	V _{RL} * (2047/4096) * 2)	2.498779
FXE	0011 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V _{RL} * (1023/4096) * 1)	1.248779
248		2.5V	2.5V/4096	610.4	1x	V _{RL} * (1023/4096) * 1)	0.624390
MCF					2x ⁽²⁾	V _{RL} * (1023/4096) * 2)	1.248779
-	0000 0000 0000	5.0V	5.0V/4096	1,220.7	1x	V _{RL} * (0/4096) * 1)	0
		2.5V	2.5V/4096	610.4	1x	V _{RL} * (0/4096) * 1)	0
					2x ⁽²⁾	V _{RL} * (0/4096) * 2)	0
	11 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V _{RL} * (1023/1024) * 1	4.995117
		2.5V	2.5V/1024	2,441.4	1x	V _{RL} * (1023/1024) * 1	2.497559
					2x ⁽²⁾	V _{RL} * (1023/1024) * 2	4.995117
)-bit	01 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V _{RL} * (511/1024) * 1	2.495117
(10		2.5V	2.5V/1024	2,441.4	1x	V _{RL} * (511/1024) * 1	1.247559
31X					2x ⁽²⁾	V _{RL} * (511/1024) * 2	2.495117
Ë	00 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V _{RL} * (255/1024) * 1	1.245117
P48		2.5V	2.5V/1024	2,441.4	1x	V _{RL} * (255/1024) * 1	0.622559
NCI NCI					2x ⁽²⁾	V _{RL} * (255/1024) * 2	1.245117
-	00 0000 0000	5.0V	5.0V/1024	4,882.8	1x	V _{RL} * (0/1024) * 1	0
		2.5V	2.5V/1024	2,441.4	1x	V _{RL} * (0/1024) * 1	0
					2x ⁽²⁾	V _{RL} * (0/1024) * 1	0
	1111 1111	5.0V	5.0V/256	19,531.3	1x	V _{RL} * (255/256) * 1	4.980469
		2.5V	2.5V/256	9,765.6	1x	V _{RL} * (255/256) * 1	2.490234
					2x ⁽²⁾	V _{RL} * (255/256) * 2	4.980469
-bit	0111 1111	5.0V	5.0V/256	19,531.3	1x	V _{RL} * (127/256) * 1	2.480469
X (8		2.5V	2.5V/256	9,765.6	1x	V _{RL} * (127/256) * 1	1.240234
BO					2x ⁽²⁾	V _{RL} * (127/256) * 2	2.480469
8FX	0011 1111	5.0V	5.0V/256	19,531.3	1x	V _{RL} * (63/256) * 1	1.230469
P4		2.5V	2.5V/256	9,765.6	1x	V _{RL} * (63/256) * 1	0.615234
MO					2x ⁽²⁾	V _{RL} * (63/256) * 2	1.230469
	0000 0000	5.0V	5.0V/256	19,531.3	1x	V _{RL} * (0/256) * 1	0
		2.5V	2.5V/256	9,765.6	1x	V _{RL} * (0/256) * 1	0
					2x ⁽²⁾	V _{RL} * (0/256) * 2	0

TABLE 5-5:DAC INPUT CODE VS. CALCULATED ANALOG OUTPUT (V_{OUT}) (V_{DD} = 5.0V)

Note 1: V_{RL} is the resistor ladder's reference voltage. It is independent of the VRnB:VRnA selection.

2: Gain selection of 2x (Gx = 1) requires the voltage reference source to come from the V_{REF} pin (VRnB:VRnA = 10 or 11) and requires a V_{REF} pin voltage (or V_{RL}) ≤ V_{DD}/2, or from the internal band gap (VRnB:VRnA = 01).

3: These theoretical calculations do not take into account the offset, gain and nonlinearity errors.

NOTES:

6.0 SPI SERIAL INTERFACE MODULE

The MCP48FXBX4/8 devices' SPI serial interface module supports the SPI serial protocol specification.

The command format and waveforms for the MCP48FXBX4/8 are defined in Section 7.0 "SPI Device Commands".

6.1 Overview

This section discusses some of the specific characteristics of the MCP48FXBX4/8's serial interface module.

The following sections discuss some of these device-specific characteristics:

- SPI Serial Interface
- Interface Pins (CS, SCK, SDI, SDO and LAT/HVC)
- Communication Data Rates
- POR/BOR

6.2 SPI Serial Interface

The MCP48FXBX4/8 devices support the SPI serial protocol. This SPI operates in Slave mode (does not generate the serial clock).

The SPI interface uses up to four pins. These are:

- CS Chip Select
- SCK Serial Clock
- SDI Serial Data In (MOSI)
- SDO Serial Data Out (MISO)

Typical SPI interfaces are shown in Figure 6-1. In the SPI interface, the master's output pin is connected to the slave's input pin, and the master's input pin is connected to the slave's output pin.





The MCP48FXBX4/8 SPI's module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The SPI mode is determined by the state of the SCK pin (V_{IH} or V_{IL}) when the \overline{CS} pin transitions from inactive (V_{IH}) to active (V_{IL}).

An additional HVC pin is available for High-Voltage Command support. High-Voltage Commands allow the device to enable and disable nonvolatile Configuration bits. Without a high voltage present, those bits are inhibited from being modified.

The HVC pin is high-voltage tolerant. To enter a High-Voltage Command, the HVC pin must be greater than the $V_{\rm IHH}$ voltage.

6.2.1 SPI MODES

The SPI module supports two (of the four) standard SPI modes. These are Mode 0,0 and 1,1. The mode is determined by the state of the SDI pin on the rising edge of the first clock bit (of the 8-bit byte).

6.2.1.1 Mode 0,0

In Mode 0,0:

- SCK Idle state = low (V_{IL})
- Data are clocked in on the SDI pin on the rising edge of SCK
- Data are clocked out on the SDO pin on the falling edge of SCK

6.2.1.2 Mode 1,1

In Mode 1,1:

- SCK Idle state = high (V_{IH})
- Data are clocked in on the SDI pin on the rising edge of SCK
- Data are clocked out on the SDO pin on the falling edge of SCK

6.3 Inter<u>face</u> Pins (CS, SCK, SDI, SDO and LAT/HVC)

The operation of the five interface pins and the High-Voltage Command (HVC) pin is discussed in this section. The pins are:

- SDI (Serial Data In)
- SDO (Serial Data Out)
- SCK (Serial Clock)
- CS (Chip Select)
- LAT/HVC (High-Voltage Command)

The serial interface works on either 8-bit or 24-bit boundaries depending on the selected command. The Chip Select (\overline{CS}) pin frames the SPI commands.

6.3.1 SERIAL DATA IN (SDI)

The Serial Data In (SDI) signal is the data signal into the device. The value on this pin is latched on the rising edge of the SCK signal.

6.3.2 SERIAL DATA OUT (SDO)

The Serial Data Out (SDO) signal is the data signal out of the device. The value on this pin is driven on the falling edge of the SCK signal.

Once the $\overline{\text{CS}}$ pin is forced to the active level (V_{IL} or V_{IHH}), the SDO pin will be driven. The state of the SDO pin is determined by the serial bit's position in the command, the command selected and if there is a Command Error (CMDERR) state.

6.3.3 SERIAL CLOCK (SCK) (SPI FREQUENCY OF OPERATION)

The SPI interface is specified to operate up to 20 MHz. The actual clock rate depends on the configuration of the system and the serial command used. Table 6-1 shows the SCK frequency for different configurations.

TABLE 6-1: SCK FREQUENCY

		Con	nmand
Memory Typ	e Access	Read	Write, Enable, Disable
Nonvolatile Memory	SDI, SDO	10 MHz	20 MHz ^(1,2)
Volatile Memory	SDI, SDO	10 MHz	20 MHz ⁽²⁾

Note 1: After a WRITE command, the internal write cycle must be completed before the next SPI command is received.

2: This is a design goal. The SDO pin performance is believed to be the limiting factor.

6.3.4 CS SIGNAL

The Chip Select (\overline{CS}) signal is used to select the device and frame a command sequence. To start a command, or sequence of commands, the \overline{CS} signal must transition from the Inactive state (V_{IH}) to an Active state $(V_{IL} \text{ or } V_{IHH})$.

After the \overline{CS} signal has gone active, the SDO pin is driven and the clock bit counter is reset.

Note:	There is a required delay after the $\overline{\text{CS}}$ pin
	goes active to the first edge of the SCK pin.

If an error condition occurs for an SPI command, then the command byte's Command Error (CMDERR) bit (on the SDO pin) will be driven low (V_{IL}). To exit the error condition, the user must take the $\overline{\text{CS}}$ pin to the V_{IH} level.

When the \overline{CS} pin returns to the Inactive state (V_{IH}), the SPI module resets (including the Address Pointer). While the \overline{CS} pin is in the Inactive state (V_{IH}), the serial interface is ignored. This allows the host controller to interface to other SPI devices using the same SDI, SDO and SCK signals.

6.3.5 HVC SIGNAL

The high-voltage capability of the HVC pin allows High-Voltage Commands. High-Voltage Commands allow the device's WiperLock technology and write-protect features to be enabled and disabled.

6.4 Communication Data Rates

The MCP48FXBX4/8 devices support clock rates (bit rate) of up to 20 MHz for WRITE commands and 10 MHz for READ commands.

For most applications, the write time will be considered more important, since that is how the device operation is controlled.

6.5 POR/BOR

On a POR/BOR event, the SPI serial interface module state machine is reset, which means that the device's Memory Address Pointer is forced to 00h.

7.0 SPI DEVICE COMMANDS

The MCP48FXBX4/8 devices' SPI command format supports 32 memory address locations and four commands:

- WRITE command (C1:C0 = 00)
- READ command (C1:C0 = 11)
- Enable Configuration bit (high voltage, HVC = V_{IHH}):
 - Enable Configuration bit (C1:C0 = 10)
 - Disable Configuration bit (C1:C0 = 01)

The supported commands are shown in Table 7-1. These commands allow for both single data or continuous data operation. Table 7-2 also shows the required number of bit clocks for each command's different mode of operation.

Commands may have two modes. These are:

- Normal Serial Commands
- High-Voltage Serial Commands

Normal serial commands are those where the HVC pin is driven to either V_{IH} or V_{IL}. With high-voltage serial commands, the HVC pin is driven to V_{IHH}.

TABLE 7-1: COMMAND BITS OVERVIEW

C1:C0 Bit States	Command	# of Bits	Normal or HV
11	Read Data	24 Bits	Normal
00	Write Data	24 Bits	Normal
01	Enable ⁽¹⁾	8 Bits	HV Only
10	Disable ⁽¹⁾	8 Bits	HV Only

Note 1: High-voltage enable and disable commands on selected nonvolatile memory locations.

The 8-bit commands (see Figure 7-1) are used to modify the device Configuration bits (Section 7.9 "Enable Configuration Bit (High Voltage)" and Section 7.10 "Disable Configuration Bit (High Voltage)") while the 24-bit commands (see Figure 7-2) are used to read and write to the device registers (Section 7.8 "READ Command (Normal and High Voltage)" and Section 7.7 "WRITE Command (Normal and High Voltage)"). These commands contain a command byte and two data bytes.



7.1 Command Byte

The command byte has three fields: the address, the command and one reserved bit (see Figure 7-1).

The device memory is accessed when the master sends a proper command byte to select the desired operation. The memory location getting accessed is contained in the command byte's AD4:AD0 bits. The action desired is contained in the command byte's C1:C0 bits; see Table 7-2. C1:C0 determines if the desired memory location will be read, written, enabled or disabled.

As the command byte is being loaded into the device (on the SDI pin), the device's SDO pin is driving. The SDO pin will output high bits for the first seven bits of that command. On the 8th bit, the SDO pin will output the CMDERR bit state (see Section 7.6 "Error Condition").

7.2 Data Bytes

Data bytes are only present in the READ and WRITE commands. These commands concatenate the two data bytes, after the command byte, for a 24-bit long command (see Figure 7-2).





С	omm	and				Es	timated F	Peak	
Operation	Co	ode	ш\/	Mode ⁽¹⁾	# of Bit Clocks ⁽²⁾	(Cor	nmands/	ms) ⁽⁵⁾	Comments
Operation	C1	C0	пv	wode, ,		1 MHz	10 MHz	20 MHz	
WRITE Command	0	0	No ⁽³⁾	Single	24				
	0	0	No ⁽³⁾	Continuous	24 * n	11	116	000	
READ Command ⁽⁴⁾	1	1	No ⁽³⁾	Single	24	41	410	033	Read frequency can
	1	1	No ⁽³⁾	Continuous	24 * n				be up to 10 MHz
Enable Configuration	1	0	Yes	Single	8				
Bit (High Voltage)	1	0	Yes Continuous		8*n	125	1250	2500	
Disable Configuration	0	1	Yes	Single	8	125	1230	2300	
Bit (High Voltage)	0	1	Yes	Continuous	8 * n				

TABLE 7-2: SPI COMMANDS – OVERVIEW AND COMMAND RATE

Note 1: Nonvolatile registers can only use the Single mode.

- 2: "n" indicates the number of times the command operation is to be repeated.
- **3:** If the state of the HVC pin is V_{IHH}, then the command is ignored, but a Command Error condition (CMDERR) will NOT be generated.
- 4: This command is used to determine when an EEPROM programming cycle is complete.
- **5:** The actual voltage output update rate depends on several factors, such as output settling time, code, reference voltage or load impedance.

7.3 Continuous Commands

The devices support the ability to execute commands continuously. While the \overline{CS} pin is in the Active state (V_{IL}), any sequence of valid commands may be received.

The following example is a valid sequence of events:

- 1. $\overline{\text{CS}}$ pin is driven active (V_{IL}).
- 2. READ command.
- 3. WRITE command (volatile memory).
- 4. WRITE command (nonvolatile memory).
- 5. $\overline{\text{CS}}$ pin is driven inactive (V_{IH}).
 - **Note 1:** It is recommended that while the \overline{CS} pin is active, only one type of command should be issued. When changing commands, it is advisable to take the \overline{CS} pin inactive, then force it back to the Active state.
 - 2: Long command strings should be broken down into shorter command strings. This reduces the probability of noise on the SCK pin, corrupting the desired SPI command string.

7.4 Commands to Modify the Device Configuration Bits

The MCP48FXBX4/8 devices support two commands, which are used to program the device's Configuration bits. These commands require a High Voltage (V_{IHH}) on the HVC pin. The commands are:

- Enable Configuration Bit (High Voltage)
- Disable Configuration Bit (High Voltage)

The Configuration bits are used to inhibit the DAC values from inadvertent modification. High voltage is required to change the state of these bits if/when the DAC values need to be modified.

7.5 High-Voltage Command (HVC) Signal

The High-Voltage Command (HVC) signal is used to indicate that the command or sequence of commands are in the High-Voltage mode. Signals higher than V_{IHH} (~9.0V) on the LAT/HVC pin puts the device into High-Voltage mode. High-voltage commands allow the device's WiperLock technology and write-protect features to be enabled and disabled.

Note 1: There is a required delay after the HVC pin is driven to the V_{IHH} level on the first edge of the SCK pin.

7.6 Error Condition

The Command Error (CMDERR) bit indicates if the five Address bits received (AD4:AD0) and the two Command bits received (C1:C0) are a valid combination (see Figures 7-1 and 7-2). The CMDERR bit is high if the combination is valid and low if the combination is invalid.

The Command Error bit will also be low if a write to a nonvolatile address has been specified and another SPI command occurs before the $\overline{\text{CS}}$ pin is driven inactive (V_{IH}).

SPI commands that do not have a multiple of eight clocks are ignored.

Once an error condition has occurred, any following commands are ignored. All following SDO bits will be low <u>until</u> the CMDERR condition is cleared by forcing the \overline{CS} pin to the Inactive state (V_{IH}).

7.6.1 ABORTING A TRANSMISSION

All SPI transmissions must have the correct number of SCK pulses to be executed. The command is not executed until the complete number of clocks is received. Some commands also require the \overline{CS} pin to be forced inactive (V_{IH}). If the \overline{CS} pin is forced to the Inactive state (V_{IH}), the serial interface is reset. Partial commands are not executed.

SPI is more susceptible to noise than other bus protocols. The most likely case is that noise corrupts the value of the data being clocked into the MCP48FXBX4/8 or the SCK pin is injected with extra clock pulses. This may cause data to be corrupted in the device, or a Command Error to occur, since the address and command bits were not a valid combination. The extra SCK pulse will also cause the SPI data (SDI) and clock (SCK) to be out of sync. Forcing the CS pin to the Inactive state (V_{IH}) resets the serial interface. The SPI interface will ignore activity on the SDI and SCK pins until the \overline{CS} pin transition to the Active state is detected (V_{IH} to V_{IL} or V_{IH} to V_{IHH}).

- Note 1: When the MCP48FXBX4/8 devices do not receive data, it is recommended that the CS pin be forced to the Inactive Level (V_{II}).
 - 2: It is also recommended that long continuous command strings be broken down into single commands or shorter continuous command strings. This reduces the probability of noise on the SCK pin corrupting the desired SPI commands.

7.7 WRITE Command (Normal and High Voltage)

WRITE commands are used to transfer data to the desired memory location (from the host controller). The WRITE command can be issued to both the volatile and nonvolatile memory locations.

WRITE commands can be structured as either single or continuous.

The format of the command is shown in Figure 7-3 (single) and Figure 7-6 (continuous).

A write command to a volatile memory location changes that location after a properly formatted write command has been received.

A WRITE command to a nonvolatile memory location starts an EEPROM write cycle only after a properly formatted WRITE command has been received and the $\overline{\text{CS}}$ pin transitions to the Inactive state (V_{IH}).

Note 1:	Writes to certain memory locations depend on the state of the WiperLock™ technology status bits.
2:	During device communication, if an unimplemented address is specified, then the MCP48FXBX4/8 will generate a Command Error state. To reset the SPI state machine, the \overline{CS} pin must transition to the Inactive state (V _{IH}).

7.7.1 SINGLE WRITE TO VOLATILE MEMORY

The write operation requires that the \overline{CS} pin be in the Active state (V_{IL}). Typically, the \overline{CS} pin will be in the Inactive state (V_{IH}) and it is driven to the Active state (V_{IL}). The 24-bit WRITE command (command byte and data bytes) is then clocked in on the SCK and SDI pins. Once all 24 bits have been received, the specified volatile address is updated. A write will not occur if the WRITE command is not exactly 24 clock pulses. This protects against system issues corrupting the nonvolatile memory locations.

Figures 7-4 and 7-5 show the waveforms for a single write (depending on the SPI mode).

7.7.2 SINGLE WRITE TO NONVOLATILE MEMORY

The sequence to write to a single nonvolatile memory location is the same as a single write to volatile memory, with the exception that after the \overline{CS} pin is driven inactive (V_{IH}), the EEPROM Write Cycle (t_{WC}) is started. A write cycle will not start if the WRITE command is not exactly 24 clock pulses. This protects against system issues corrupting the nonvolatile memory locations.

Once a <code>WRITE</code> command to a nonvolatile memory location has been received, no other SPI commands should be received before the \overline{CS} pin transitions to the Inactive state (V_{IH}) or the current SPI command will have a Command Error (CMDERR) occur.

After the \overline{CS} pin is driven inactive (V_{IH}), the serial interface may immediately be re-enabled by driving the \overline{CS} pin to the Active state (V_{IL}).

During an EEPROM write cycle, access to the volatile memory is allowed when using the appropriate command sequence. Commands that address nonvolatile memory are ignored until the EEPROM Write Cycle (t_{WC}) completes. This allows the host controller to operate on the volatile DAC registers.

Note: The EEWA status bit indicates if an EEPROM write cycle is active (see Register 4-4).

7.7.3 CONTINUOUS WRITES TO VOLATILE MEMORY

A Continuous Write mode of operation is possible when writing to the device's volatile memory registers (see Table 7-3). Figure 7-6 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address.

TABLE 7-3 :	VOLATILE MEMORY
	ADDRESSES

Address	Quad-Channel	Octal-Channel
00h-03h	Yes	Yes
04h-07h	No	Yes
08h	Yes	Yes
09h	Yes	Yes
0Ah	Yes	Yes

7.7.4 CONTINUOUS WRITES TO NONVOLATILE MEMORY

Continuous writes to nonvolatile memory are not allowed and attempts to do so will result in a Command Error (CMDERR) condition.

7.7.5 HIGH-VOLTAGE COMMAND (HVC) SIGNAL

The High-Voltage Command (HVC) signal is used to indicate that the command or sequence of commands are in the high-voltage operational state. HVC commands allow the device's WiperLock technology and write-protect features to be enabled and disabled.

Note: Writes to a volatile DAC register will not transfer to the output register until the LAT (HVC) pin is transitioned from the V_{IHHEN} voltage to a V_{IL} voltage.



Note 1: For WRITE commands addressing the DAC Wiper registers, the data bits depend on the resolution of the device: 12-bit = D11:D00, 10-bit = D09:D00 and 8-bit = D07:D00. Data are right justified for easy host controller operation (no data manipulation before transmitting the desired value). The unimplemented bits are ignored.

- 2: After a valid memory address and WRITE command byte are received (CMDERR = 1), all the following SDO bits will be output as '1'.
- **3:** If an error condition occurs (CMDERR = 0), all the following SDO bits will be output as '0' until the CMDERR condition is cleared (the CS pin is forced to the Inactive state).

FIGURE 7-3: Write Single Memory Location Command – SDI and SDO States.⁽¹⁾







FIGURE 7-5: 24-Bit WRITE Command (C1:C0 = 00) - SPI Waveform (Mode 0,0).

	CMDERR														•		-			12- 10- 8-	-bit c -bit c -bit c	lata lata lata		+ + +	
SDI	AD 4	AD 3	AD 2	AD 1	AD 0	C 1	C 0	х	х	х	х	х	D 11	D 10	D 09	D 08	D 07	D 06	D 05	D 04	D 03	D 02	D 01	D 00]
	*	*	*	*	*	0	0	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	(1)
800	Х	Х	Х	Х	Х	Х	Х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Valid ⁽²⁾
300	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid ⁽³⁾
														-											
	-	-	1																						L
┕	AD	AD	AD	AD	AD	С	С	х	х	х	х	х	D	D	D	D	D	D	D	D	D	D	D	D	
SDI	4	3	2	1	0	1	0						11	10	09	80	07	06	05	04	03	02	01	00	(4)
	*	*	*	*	*	0	0	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	(1)
SDO	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Valid ⁽²⁾
(3) 0 0 0 0 0 (4) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0														0	0	0	0	Invalid ⁽³⁾							
	AD	AD	AD	AD	AD	С	С	v	v	v	V	v	D	D	D	D	D	D	D	D	D	D	D	D	
SDI	4	3	2	1	0	1	0	^	^	^	^	^	11	10	09	80	07	06	05	04	03	02	01	00	
	*	*	*	*	*	0	0	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	(1)
SDO	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Valid ⁽²⁾
000	(3)	0	0	0	0	0	0	(4)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid ⁽³⁾
Note	 For WRITE commands addressing the DAC Wiper registers, the data bits depend on the resolution of the device: 12-bit = D11:D00, 10-bit = D09:D00, and 8-bit = D07:D00. Data are right justified for easy host controller operation (no data manipulation before transmitting the desired value). The unimplemented bits are ignored. After a valid memory address and WRITE command byte are received (CMDERR = 1), all the following SDO bits will be output as '1'. If an error condition occurs (CMDERR = 0), all the following SDO bits will be output as '0' until the CMDERR condition is cleared (the CS pin is forced to the Inactive state). 																								
FIGUI	 RE 7	cc cc 7-6:	omm	and ion.	will	not l		omp		d and	d rec	quire	es the	e CS	S pin	to r	eturi ory	n to	V _{IH} 1	to cl	ear t	he C	MD	ERF	}

7.8 READ Command (Normal and High Voltage)

The READ command is a 24-bit command and is used to transfer data from the specified memory location to the host controller. The READ command can be issued to both the volatile and nonvolatile memory locations. The format of the command, as well as an example of SDI and SDO data, are shown in Figure 7-7.

The first seven bits of the READ command determine the address and the command. The 8th clock will output the CMDERR bit on the SDO pin. By means of the remaining 16 clocks, the device will transmit the data bits of the specified address (AD4:AD0).

During an EEPROM write cycle (write to nonvolatile memory location or enable/disable Configuration bit command), the READ command can only read the volatile memory locations. By reading the Status register (0Ah), the host controller can determine when the write cycle has been completed (via the state of the EEWA bit).

- Note 1: During device communication, if an unimplemented address is specified, then the MCP48FXBX4/8 will command error that byte. To reset the SPI state machine, the CS pin must be driven to the V_{IH} state.
 - If the LAT pin is high (V_{IH}), reads of the volatile DAC register read the output value, not the internal register.
 - **3:** The READ commands operate the same regardless of the state of the High-Voltage Command (HVC) signal.

The READ command formats include:

- Single Read
- Continuous Reads

7.8.1 LAT PIN INTERACTION

During a READ command of the DACn registers, if the LAT pin transitions from V_{IH} to V_{IL} , then the read data may be corrupted. This is due to the fact that the data being read are the output value and not the DAC register value. The LAT pin transition causes an update of the output value. Based on the DAC output value, the DACn register value and the Command bit where the LAT pin transitions, the value being read could be corrupted.

If \overrightarrow{LAT} pin transitions occur during a read of the DACn register, it is recommended that sequential reads be performed until the two most recent read values match. Then the most recent read data are good.

7.8.2 SINGLE READ

The READ command operation requires that the \overline{CS} pin be in the Active state (V_{IL}). Typically, the \overline{CS} pin will be in the Inactive state (V_{IH}) and is driven to the Active state (V_{IL}). The 24-bit READ command (command byte and data byte) is then clocked in on the SCK and SDI pins. The SDO pin starts driving data on the 8th bit (CMDERR bit) and the addressed data come out on the 9th through 24th clocks.

															•		-			12- 10- 8-	-bit c -bit c -bit c	lata lata lata			
SDI	AD 4	AD 3	AD 2	AD 1	AD 0	C 1	C 0	х	х	х	Х	х	D 11	D 10	D 09	D 08	D 07	D 06	D 05	D 04	D 03	D 02	D 01	D 00	
	* ¥	* ¥	*	*	*	1 X	1 X	*	*	*	*	*	*	4 *	* *	*	*	4 *	*	*	*	*	*	*	Valid(1)
SDO	X	X	X	X	X	X	X	0	0	0	0	0	u 0	0	0	u 0	0	0	0	0	0	0	u 0	u 0	Invalid ⁽²⁾
Note	 X X X X X X X X 0 0 0 0 0 0 0 0 0 0 0 0																								

7.8.3 CONTINUOUS READS

Continuous reads format allows the device's memory to be read quickly. Continuous reads are possible to all memory locations. If a nonvolatile memory write cycle is occurring, then READ commands may only access the volatile memory locations. Figure 7-8 shows the sequence for three continuous reads. The reads do not need to be to the same memory address.

This is useful in reading the System Status register (0Ah) to determine if an EEPROM write cycle is complete (EEWA bit).

													•		-		-			12 10 8	-bit c -bit c -bit c	lata lata lata			
וחפ	AD 4	AD 3	AD 2	AD 1	AD 0	C 1	C 0	х	х	х	х	х	D 11	D 10	D 09	D 08	D 07	D 06	D 05	D 04	D 03	D 02	D 01	D 00	
501	*	*	*	*	*	0	0	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
	Х	Х	Х	Х	Х	Х	X	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	Valid ⁽¹⁾
SDO	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid ⁽²⁾
╘	AD	AD	AD	AD	AD	С	С	х	х	х	х	х	D	D	D	D	D	D	D	D	D	D	D	D	
SDI	4	3	2	1	0	1	0	*	*	*	*	*	11	10	09 *	80	07 *	06	05	04	03	02	01 *	00	
	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	Valid(1)
SDO	0	0	0	0	0	0	0	(3)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid ⁽²⁾
	U	U	U	U	U	U	U		U	U	U	U	U	U	U	U	U	U	U	U	Ū	U	U	U	Invalid
						C	C						П	П	П	П	П	П	П	П	П	П	П	П	l
SDI	4	3	2	1	0	1	0	Х	Х	Х	Х	Х	11	10	09	08	07	06	05	04	03	02	01	00	
	*	*	*	*	*	0	0	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	
000	1	1	1	1	1	1	1	1	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	Valid ⁽¹⁾
500	0	0	0	0	0	0	0	(3)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid ⁽²⁾
Note	e 1: 2: 3:	TI 8- co If C TI co	ne d bit = ontro an e MDE ne C omm	ata k = D0 oller error ERR MDI nand tion.	oits o 7:D0 oper con con ERR will	depe 00. T atio ditio ditio ditio	end c The u n (no n oc n is will t be c	on th inim o dat curs clea oe fo omp	le re plen ta m (CN red orceo leteo	solu nento anip /IDE (the d to ' d an	tion ed b ulati <u>RR</u> : CS 0', ro d reo	of th its a on a = 0) pin i egar quire	ne de re or after all t s for dles es th	evice utpu reac the f ced s if t e CS	e: 12 t as ling ollov to th his / S pir	-bit '0' a the i ving ie In Addr i to r	= D1 nd d regis SD0 activ ess- retur	1:D0 ata ter \ bit ve st Cor n to	00, 1 are i value s wil ate) nma V _{IH}	I0-bi right e). I be und c to cl	it = [just outp comb ear t	009:I ified out a oinat	D00 for o s '0' ion i CMD	, and easy unti s va DERF	ו host I the lid. This ג







7.9 Enable Configuration Bit (High Voltage)

Figure 7-11 shows the formats for a single enable Configuration bit command. The command will only start the EEPROM Write Cycle (t_{WC}) after a properly formatted command has been received.

During an EEPROM write cycle, only serial commands to volatile memory are accepted. All other serial commands are ignored until the EEPROM Write Cycle (t_{WC}) completes. This allows the host controller to operate on the volatile DAC, the volatile V_{REF}, Power-Down, Gain and Status, and WiperLock Technology Status registers. The EEWA bit in the Status register indicates the status of the EEPROM write cycle.

								CMDERR																	
	AD 4	AD 3	AD 2	AD 1	AD 0	C 1	C 0	х	AD 4	AD 3	AD 2	AD 1	AD 0	C 1	C 0	х	AD 4	AD 3	AD 2	AD 1	AD 0	C 1	C 0	х	
SDI	*	*	*	*	*	1	0	*	*	*	*	*	*	1	0	*	*	*	*	*	*	1	0	*	
900	Х	Х	Х	Х	Х	Х	Х	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	Valid ⁽¹⁾
300	Х	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Invalid ⁽²⁾
																									-

- **Note 1:** If an error condition occurs (CMDERR = 0), all the following SDO bits will be low until the CMDERR condition is cleared (the CS pin is forced to the Inactive state).
 - 2: The CMDERR bit will be forced to '0', regardless if this Address+Command combination is valid. This command will not be completed and requires the CS pin to return to V_{IH} to clear the CMDERR condition.





FIGURE 7-12: 8-Bit Enable Command (C1:C0 = 10) – SPI Waveforms (Mode 1,1).



FIGURE 7-13: 8-Bit Enable Command (C1:C0 = 10) – SPI Waveforms (Mode 0,0).

7.10 Disable Configuration Bit (High Voltage)

Figure 7-14 shows the formats for a single disable Configuration bit command. The command will only start an EEPROM Write Cycle (t_{WC}) after a properly formatted command has been received.

During an EEPROM write cycle, only serial commands to volatile memory are accepted. All other serial commands are ignored until the EEPROM Write Cycle (t_{WC}) completes. This allows the host controller to operate on the volatile DAC, the volatile V_{REF} , Power-Down, Gain and Status, and WiperLock Technology Status registers. The EEWA bit in the Status register indicates the status of an EEPROM write cycle.







FIGURE 7-15: 8-Bit Disable Command (C1:C0 = 01) – SPI Waveforms (Mode 1,1).



FIGURE 7-16: 8-Bit Disable Command (C1:C0 = 01) – SPI Waveforms (Mode 0,0).

8.0 APPLICATIONS INFORMATION

The MCP48FXBX4/8 devices are general purpose, quad/octal-channel voltage output DACs for various applications, where a precision operation with low-power and nonvolatile EEPROM memory is needed.

Since the devices include a nonvolatile EEPROM memory, the user can utilize these devices for applications that require the output to return to the previous setup value on subsequent power-ups.

8.1 Power Supply Considerations

The power source should be as clean as possible. The power supply to the device is also used for the DAC voltage reference internally if the internal V_{DD} is selected as the resistor ladder's reference voltage (VRnB:VRnA = 00).

Any noise induced on the V_{DD} line can affect the DAC performance. Typical applications will require a bypass capacitor in order to filter out high-frequency noise on the V_{DD} line. The noise can be induced onto the power supply's traces or as a result of changes on the DAC output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-1 shows an example of using two bypass capacitors (a 10 μF tantalum capacitor and a 0.1 μF ceramic capacitor) in parallel on the V_{DD} line. These capacitors should be placed as close to the V_{DD} pin as possible (within 4 mm). If the application circuit has separate digital and analog power supplies, the V_{DD} and V_{SS} pins of the device should reside on the analog plane.

When setting the part voltage reference to Band Gap mode, the use of the V_{REF} pin decoupling capacitors is not recommended.



8.2 Layout Considerations

Several layout considerations may be applicable to your application. These may include:

- Noise
- PCB Area Requirements

8.2.0.1 Noise

Particularly harsh environments may require shielding of critical signals. Inductively coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP48FXBX4/8 devices' performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR).

Multilayer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing.

Separate digital and analog ground planes are recommended. In this case, the V_{SS} pin and the ground pins of the V_{DD} capacitors should be terminated to the analog ground plane.

Note: Breadboards and wire-wrapped boards are not recommended.

8.2.0.2 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-1 shows the typical package dimensions and area for the different package options.

TABLE 8-1: PACKAGE FOOTPRINT⁽¹⁾

Package			Package Footprint			
ins	Туре	Code	Dimensions (mm)		Area (mm ²)	
Δ.	-		Length	Width		
20	TSSOP	ST	3.00	4.90	14.70	
20	VQFN	MQ	5	5	25	

Note 1: Does not include recommended land pattern dimensions. Dimensions are typical values.

9.0 DEVELOPMENT SUPPORT

Development support can be classified into two groups. These are:

- Development Tools
- Technical Documentation

9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP48FXBX4/8 devices. The currently available tools are shown in Table 9-1.

Figure 9-1 shows how the TSSOP20EV bond-out PCB can be populated to easily evaluate the MCP48FXBX4/8 devices. The PICkit™ Serial Analyzer can be used to control the DAC Output registers and state of the Configuration, Control and Status register.

The TSSOP20EV boards may be purchased directly from the Microchip website at www.microchip.com.

9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs and Design Guides. Table 9-2 lists some of these documents.

TABLE 9-1:DEVELOPMENT TOOLS⁽¹⁾

Board Name	Part #	Comment
20-Pin TSSOP and SSOP Evaluation Board	TSSOP20EV	Most Flexible Option – Recommended Bond-out PCB

Note 1: Supports the PICkit[™] Serial Analyzer. See the User's Guide for additional information and requirements.

TABLE 9-2:TECHNICAL DOCUMENTATION

Application Note Number	Title	Literature #
AN1326	Using the MCP4828 12-Bit DAC for LDMOS Amplifier Bias Control Applications	DS01326
—	Signal Chain Design Guide	DS21825
—	Analog Solutions for Automotive Applications Design Guide	DS01005



FIGURE 9-1: MCP48FXBX4/8 Evaluation Board Circuit Using TSSOP20EV.

10.0 PACKAGING INFORMATION

10.1 Package Marking Information

20-Lead 5 x 5 mm VQFN









Legend	I: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (@3) can be found on the outer packaging for this package.
Note:	In the eve be carried characters	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.

20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x1.0 mm Body [VQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-139C (MQ) Sheet 1 of 2

20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x1.0 mm Body [VQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Terminals N		20		
Pitch	е		0.65 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness (A		0.20 REF		
Overall Length	D	5.00 BSC		
Exposed Pad Length	D2	3.15	3.25	3.35
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.15	3.25	3.35
Contact Width	b	0.25	0.30	0.35
Contact Length	L	0.35	0.40	0.45
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-139C (MQ) Sheet 2 of 2

20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x1.0 mm Body [VQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX
Contact Pitch E		0.65 BSC		
Optional Center Pad Width	W2			3.35
Optional Center Pad Length	T2			3.35
Contact Pad Spacing	C1		4.50	
Contact Pad Spacing	C2		4.50	
Contact Pad Width (X20)	X1			0.40
Contact Pad Length (X20)	Y1			0.55
Distance Between Pads	G	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2139B (MQ)

20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]





TOP VIEW



Microchip Technology Drawing C04-088C Sheet 1 of 2

20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



DETAIL B

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Number of Pins	Ν	20		
Pitch	е	0.65 BSC		
Overall Height	А	-	-	1.20
Molded Package Thickness	A2	0.80	1.00	1.05
Standoff	A1	0.05	-	0.15
Overall Width	Е	6.40 BSC		
Molded Package Width	E1	4.30	4.40	4.50
Molded Package Length	D	6.40	6.50	6.60
Foot Length	L	0.45	0.60	0.75
Footprint	L1	1.00 REF		
Foot Angle	Θ	0°	-	8°
Lead Width	b	0.19	-	0.30
Lead Thickness	С	0.09	-	0.20
Bend Radius	R1	0.09	-	-
Bend Radius	R2	0.09	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-088C Sheet 2 of 2

20-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		5.90	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2088A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2020)

• Original release of this document.

NOTES:

APPENDIX B: TERMINOLOGY

B.1 Resolution

The resolution is the number of DAC output states that divide the full-scale range. For the 12-bit DAC, the resolution is 2^{12} , meaning the DAC code ranges from 0 to 4095.

Note:	When there are 2^{N} resistors in the resistor
	ladder and 2" tap points, the full-scale
	DAC register code is the resistor element
	(1 LSb) from the source reference voltage
	(V _{DD} or V _{REF}).

B.2 Least Significant Bit (LSb)

This is the voltage difference between two successive codes. For a given output voltage range, it is divided by the resolution of the device (Equation B-1). The range may be V_{DD} (or V_{REF}) to V_{SS} (ideal); the DAC register codes across the linear range of the output driver (Measured 1), or full scale to zero scale (Measured 2).

EQUATION B-1: LSb VOLTAGE CALCULATION



B.3 Monotonic Operation

Monotonic operation means that the device's output voltage (V_{OUT}) increases with every 1 code step (LSb) increment (from V_{SS} to the DAC's reference voltage (V_{DD} or V_{REF})).



FIGURE B-1: $V_W(V_{OUT})$.

B.4 Full-Scale Error (E_{FS})

The Full-Scale Error (see Figure B-3) is the error on the V_{OUT} pin relative to the expected V_{OUT} voltage (theoretical) for the maximum device DAC register code (code FFFh for 12-bit, code 3FFh for 10-bit and code FFh for 8-bit); see Equation B-2. The error depends on the resistive load on the V_{OUT} pin (and where that load is tied to, such as V_{SS} or V_{DD}). For loads (to V_{SS}) greater than specified, the Full-Scale Error will be greater.

The error in bits is determined by the theoretical voltage step-size to give an error in LSb.

EQUATION B-2: FULL-SCALE ERROR

$$E_{FS} = \frac{V_{OUT(@FS)} - V_{IDEAL(@FS)}}{V_{LSb(IDEAL)}}$$

Where:

E_{FS} is expressed in LSb.

 $V_{OUT(@FS)} =$ The V_{OUT} voltage when the DAC register code is at full scale. $V_{IDEAL(@FS)} =$ The ideal output voltage when the DAC register code is at full scale. $V_{LSb(IDEAL)} =$ The theoretical voltage step size.

B.5 Zero-Scale Error (E_{ZS})

The Zero-Scale Error (see Figure B-2) is the difference between the ideal and the measured V_{OUT} voltage with the DAC register code equal to 000h (Equation B-3). The error depends on the resistive load on the V_{OUT} pin (and where that load is tied to, such as V_{SS} or V_{DD}). For loads (to V_{DD}) greater than specified, the Zero-Scale Error will be greater.

The error in bits is determined by the theoretical voltage step-size to give an error in LSb.

EQUATION B-3: ZERO-SCALE ERROR

$$E_{ZS} = \frac{V_{OUT}(@ZS)}{V_{LSb(IDEAL)}}$$

Where:

E_{ZS} is expressed in LSb.

 $V_{OUT(@ZS)}$ = The V_{OUT} voltage when the DAC register code is at zero scale.

 $V_{LSb(IDEAL)}$ = The theoretical voltage step-size.

B.6 Total Unadjusted Error (E_T)

The Total Unadjusted Error (E_T) is the difference between the ideal and the measured V_{OUT} voltage. Typically, calibration of the output voltage is implemented to improve system performance.

The error in bits is determined by the theoretical voltage step-size to give an error in LSb.

Equation B-4 shows the Total Unadjusted Error calculation.

EQUATION B-4: TOTAL UNADJUSTED ERROR CALCULATION

$$E_{T} = \frac{(V_{OUT_Actual(@Code)} - V_{OUT_Ideal(@Code)})}{V_{LSb(Ideal)}}$$
Where:

$$E_{T} \text{ is expressed in LSb.}$$

$$V_{OUT_Actual(@Code)} = \text{ The measured DAC output voltage at the specified code.}$$

$$V_{OUT_Ideal(@Code)} = \text{ The calculated DAC output voltage at the specified code.}$$

$$V_{OUT_Ideal(@Code)} = \text{ The calculated DAC output voltage at the specified code.}$$

$$V_{CUT_Ideal(@Code)} = V_{REF}/\# \text{ Steps } 12\text{-bit = } V_{REF}/4096 \\ 10\text{-bit = } V_{REF}/1024 \\ 8\text{-bit = } V_{REF}/256$$

B.7 Offset Error (E_{OS})

The Offset Error is the delta voltage of the V_{OUT} voltage from the ideal output voltage at the specified code. This code is specified where the output amplifier is in the linear operating range; for the MCP48FXBX4/8, we specify code 100 (decimal). Offset error does not include Gain Error, see Figure B-2.

This error is expressed in mV. Offset Error can be negative or positive. The Offset Error can be calibrated by software in application circuits.



FIGURE B-2: Offset Error and Zero-Scale Error.

B.8 Offset Error Drift (E_{OSD})

The Offset Error Drift is the variation in Offset Error due to a change in ambient temperature. The Offset Error Drift is typically expressed in ppm/°C or μ V/°C.

B.9 Gain Error (E_G)

Gain Error is a calculation based on the ideal slope using the voltage boundaries for the linear range of the output driver (ex.: code 100 and code 4000); see Figure B-3. The Gain Error calculation nullifies the device's Offset Error. Gain Error indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. Gain Error is usually expressed as a percent of full-scale range (% of FSR) or in LSb. FSR is the ideal full-scale voltage of the DAC (see Equation B-5).



FIGURE B-3: Gain Error and Full-Scale Error Example.

EQUATION B-5: EXAMPLE GAIN ERROR

$E_{G} = \frac{(V_{OUT}(@4000) - V_{OS} - V_{OUT}_{Ideal}(@4000))}{V_{Full-Scale Range}} \cdot 100$
Where:
E_{G} is expressed in % of FSR.
V _{OUT(@4000)} = The measured DAC output voltage at the specified code.
$V_{OUT_Ideal(@4000)}$ = The calculated DAC output voltage at the specified code (4000 * $V_{LSb(Ideal)}$).
V _{OS} = Measured offset voltage.
V _{Full-Scale Range} = Expected full-scale output value (such as the V _{REF} voltage).

B.10 Gain Error Drift (E_{GD})

The Gain Error Drift is the variation in Gain Error due to a change in ambient temperature. Gain Error Drift is typically expressed in ppm/°C (of FSR).

B.11 Integral Nonlinearity (INL)

The Integral Nonlinearity (INL) error is the maximum deviation of an actual transfer function from an ideal transfer function (straight line) passing through the defined end points of the DAC transfer function (after offset and gain errors have been removed).

In the MCP48FXBX4/8, INL is calculated using the defined end points, DAC code 100 and code 4000. INL can be expressed as a percentage of FSR or in LSb. INL is also called 'Relative Accuracy'. Equation B-6 shows how to calculate the INL error in LSb and Figure B-4 shows an example of INL accuracy.

Positive INL means higher $V_{\rm OUT}$ voltage than the ideal one. Negative INL means lower $V_{\rm OUT}$ voltage than the ideal one.

EQUATION B-6: INL ERROR

$$E_{INL} = \frac{(V_{OUT} - V_{Calc_Ideal})}{V_{LSb(Measured)}}$$

Where:

INL is expressed in LSb.

$$\begin{split} V_{Calc_Ideal} &= Code \times V_{LSb(Measured)} + V_{OS} \\ V_{OUT(Code = n)} &= The measured DAC output voltage with a given DAC register code. \\ V_{LSb(Measured)} &= For Measured: \\ (V_{OUT(4000)} - V_{OUT(100)})/3900. \\ V_{OS} &= Measured offset voltage. \end{split}$$



B.12 Differential Nonlinearity (DNL)

The Differential Nonlinearity (DNL) error (see Figure B-5) is the measure of step-size between codes in an actual transfer function. The ideal step-size between codes is 1 LSb. A DNL error of zero would imply that every code is exactly 1 LSb wide. If the DNL error is less than 1 LSb, the DAC ensures monotonic output and no missing codes. Equation B-7 shows how to calculate the DNL error between any two adjacent codes in LSb.

EQUATION B-7: DNL ERROR

$$E_{DNL} = \frac{(V_{OUT(code = n+1)} - V_{OUT(code = n)})}{V_{LSb(Measured)}} - 1$$

Where:
DNL is expressed in LSb.
$$V_{OUT(code = n)} = \text{The measured DAC output voltage}$$
with a given DAC register code.
$$V_{LSb(Measured)} = \text{For Measured:}$$
$$(V_{OUT(4000)} - V_{OUT(100)})/3900.$$





B.13 Settling Time

The settling time is the time delay required for the V_{OUT} voltage to settle into its new output value. This time is measured from the start of code transition to when the V_{OUT} voltage is within the specified accuracy.

For the MCP48FXBX4/8, the settling time is a measurement of the time delay until the V_{OUT} voltage reaches within 0.5 LSb of its final value, when the volatile DAC register changes from 1/4 to 3/4 of the FSR (12-bit device: 400h to C00h).

B.14 Major Code Transition Glitch

Major code transition glitch is the impulse energy injected into the DAC analog output when the code in the DAC register changes the state. It is normally specified as the area of the glitch in nV-Sec and is measured when the digital code is changed by 1 LSb at the major carry transition.

Example: 011...111 to 100...000 or 100...000 to 011...111

B.15 Digital Feedthrough

The digital feed-through is the glitch that appears at the analog output, caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV-Sec and is measured with a full-scale change on the digital input pins; example: all '0's to all '1's and vice versa. The digital feedthrough is measured when the DAC is not written to the output register.

B.16 -3 dB Bandwidth

This is the frequency of the signal at the V_{REF} pin that causes the voltage at the V_{OUT} pin to fall a -3 dB value from a static value on the V_{REF} pin. The output decreases due to the RC characteristics of the resistor ladder and the characteristics of the output buffer.

B.17 Power Supply Sensitivity (PSS)

PSS indicates how the output of the DAC is affected by changes in the supply voltage. PSS is the ratio of the change in V_{OUT} to a change in V_{DD} for midscale output of the DAC. The V_{OUT} is measured while the V_{DD} is varied from 5.5V to 2.7V as a step (V_{REF} voltage held constant) and is expressed in %/%, which is the % change of the DAC output voltage with respect to the % change of the V_{DD} voltage.

EQUATION B-8: PSS CALCULATION

$$PSS = \frac{(V_{OUT}(@.5.5V) - V_{OUT}(@.2.7V)) / V_{OUT}(@.5.5V)}{(5.5V - 2.7V) / (5.5V)}$$

Where:
PSS is expressed in %/%.
$$V_{OUT}(@.5.5V) = The measured DAC output voltage with V_{DD} = 5.5V.$$
$$V_{OUT}(@.2.7V) = The measured DAC output voltage with V_{DD} = 2.7V.$$

B.18 Power Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in V_{OUT} to a change in V_{DD} for full-scale output of the DAC. The V_{OUT} is measured while the V_{DD} is varied ±10% (V_{REF} voltage held constant) and expressed in dB or μ V/V.

B.19 V_{OUT} Temperature Coefficient

The V_{OUT} temperature coefficient quantifies the error in the resistor ladder's resistance ratio (DAC register code value) and output buffer due to temperature drift.

B.20 Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end output voltage (nominal Output Voltage, V_{OUT}) due to temperature drift. For a DAC, this error is typically not an issue due to the ratiometric aspect of the output.

B.21 Noise Spectral Density

Noise spectral density is a measurement of the device's internally generated random noise and is characterized as a spectral density (voltage per \sqrt{Hz}). It is measured by loading the DAC to the midscale value and measuring the noise at the V_{OUT} pin. It is measured in nV/ \sqrt{Hz} .

NOTES:
PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x _xx x /xx	Examples:
Device	Tape and Pin Temperature Package Reel Count Range	a) MCP48FEB04-E/MQ: Quad-Channel, 8-Bit Nonvolatile DAC, Extended Temperature, 20-Lead VQFN.
Device:	MCP48FXB0X: Quad/Octal-Channel, 8-Bit DAC with SPI Interface MCP48FXB1X: Quad/Octal-Channel 10-Bit DAC	b) MCP46FEB061-E/MQ: Octal-Channel, 8-bit Nonvolatile DAC, Tape and Reel, Extended Temperature, 20-Lead VQFN. c) MCP48FEB18-20E/ST: Octal-Channel, 10-Bit Nonvolatile DAC. Extended Temperature
	with SPI Interface MCP48FXB2X: Quad/Octal-Channel, 12-Bit DAC	d) MCP48FEB18T-20E/ST: Octal-Channel, 10-Bit Nonvolatile
Tape and Reel:	with SPI Interface T = Tape and Reel Blank = Tube	e) MCP48FVB28-E/MQ: DAC, Tape and Reel, Extended Temperature, 20-Lead TSSOP. Octal-Channel, 12-Bit Volatile DAC, Extended Temperature, 20-Lead VQFN. Cathering Control C
Pin Count:	20-Lead	DAC, Tape and Reel, Extended Temperature, 20-Lead VQFN.
Temperature Range:	E = -40° C to $+125^{\circ}$ C (Extended)	
Package:	MQ = Plastic Quad Flat, No Lead Package (VQFN), 5 x 5 mm, 20-Lead ST = Plastic Thin Shrink Small Outline Package (TSSOP), 20-Lead	Note 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.

MCP48FXBX4/8

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-6143-2

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Tel: 31-416-690399 Fax: 31-416-690340

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Microchip:

MCP48FEB04-20E/ST MCP48FEB08-20E/ST MCP48FEB14-20E/ST MCP48FEB18-20E/ST MCP48FEB24-20E/ST MCP48FEB28-20E/ST MCP48FVB04-20E/ST MCP48FVB08-20E/ST MCP48FVB14-20E/ST MCP48FVB18-20E/ST MCP48FVB24-20E/ST MCP48FVB28-20E/ST MCP48FEB04-E/MQ MCP48FEB04T-E/MQ MCP48FEB08-E/MQ MCP48FEB08T-E/MQ MCP48FEB14-E/MQ MCP48FEB14T-E/MQ MCP48FVB18-E/MQ MCP48FVB18-E/MQ MCP48FVB24-E/MQ MCP48FVB24T-E/MQ MCP48FVB28-E/MQ MCP48FVB28T-E/MQ MCP48FVB04-E/MQ MCP48FVB04T-E/MQ MCP48FVB08-E/MQ MCP48FVB08T-E/MQ MCP48FVB14-E/MQ MCP48FVB04T-E/MQ MCP48FVB08-E/MQ MCP48FVB08T-E/MQ MCP48FVB14-E/MQ MCP48FEB18-E/MQ MCP48FEB18T-E/MQ MCP48FEB24-E/MQ MCP48FEB24T-E/MQ MCP48FEB28-E/MQ MCP48FEB18-E/MQ MCP48FEB18T-E/MQ MCP48FEB24-E/MQ MCP48FEB24T-E/MQ MCP48FEB24T-E/MQ