

Data Sheet

SCL3400-D01 Digital 2-axis inclinometer

Features


- 2-axis (XY) inclinometer
- User selectable measurement modes:
 - ±30° with 10 Hz LPF
 - ±90° with 40 Hz LPF
- Resolution up to 32768 LSB/g
- -40°C...+85°C operating range
- 3.0V...3.6V supply voltage
- SPI digital interface
- Ultra-low 0.0009°/√Hz noise density
- Offset drift over lifetime typical ≤ 0.05°
- Size 8.6 x 7.6 x 3.3 mm (l x w x h)
- Proven capacitive 3D-MEMS technology

Applications

SCL3400-D01 is targeted at applications demanding best of class stability and accuracy with tough environmental requirements.

Typical applications include:

- Leveling
- Tilt sensing
- Structural health monitoring
- Inertial measurement units (IMUs)
- Positioning and guidance systems



Overview

The SCL3400-D01 is a high-performance inclinometer sensor. It is a two-axis inclinometer sensor with angle output based on Murata's proven capacitive 3D-MEMS technology. Signal processing is done in a mixed signal ASIC with flexible SPI digital interface. Sensor element and ASIC are packaged into 12 pin pre-molded plastic housing that guarantees reliable operation over product's lifetime.

The SCL3400-D01 is designed, manufactured and tested for high stability, reliability and quality requirements. The component has extremely stable output over wide range of temperature and vibration. The component has several advanced self-diagnostics features, is suitable for SMD mounting and is compatible with RoHS and ELV directives.

TABLE OF CONTENTS

1	Introduction.....	4
2	Specifications	4
2.1	Abbreviations	4
2.2	General Specifications	4
2.3	Performance Specifications for Inclinometer	5
2.4	Performance Specification for Temperature Sensor.....	6
2.5	Absolute Maximum Ratings	6
2.6	Pin Description.....	7
2.7	Typical performance characteristics.....	8
2.8	Digital I/O Specification.....	9
2.8.1	SPI DC Characteristics	9
2.8.2	SPI AC Characteristics	10
2.9	Measurement Axis and Directions.....	11
2.10	Package Characteristics	12
2.10.1	Package Outline Drawing	12
2.11	PCB Footprint	13
3	General Product Description.....	14
3.1	Factory Calibration.....	14
4	Component Operation, Reset and Power Up.....	15
4.1	Component Operation.....	15
4.2	Start-up sequence	16
4.3	Operation modes	17
5	Component Interfacing.....	17
5.1.1	General.....	17
5.1.2	Protocol	18
5.1.3	SPI frame	19
5.1.4	Operations.....	20
5.1.5	Return Status.....	21
5.2	Checksum (CRC).....	22
6	Register Definition	23
6.1	Sensor Data Block	25
6.1.1	Example of Acceleration Data Conversion	26
6.1.2	Example of Temperature Data Conversion	27
6.2	STATUS	28
6.2.1	Example of STATUS summary reset	30
6.3	Error Flag Block	31
6.3.1	ERR_FLAG1.....	31

6.3.2	ERR_FLAG2.....	32
6.4	CMD	33
6.5	WHOAMI	34
6.6	Serial Block.....	35
6.6.1	Example of Resolving Serial Number.....	36
6.7	SELBANK.....	37
7	Application information.....	37
7.1	Application Circuitry and External Component Characteristics.....	37
7.2	Assembly Instructions	39
8	Frequently Asked Questions.....	39
9	Order Information	40

1 Introduction

This document contains essential technical information about the SCL3400-D01 sensor including specifications, SPI interface descriptions, user accessible register details, electrical properties and application information. This document should be used as a reference when designing in SCL3400-D01 component.

2 Specifications

2.1 Abbreviations

ASIC	Application Specific Integrated Circuit
SPI	Serial Peripheral Interface
RT	Room Temperature, +23 °C
FS	Full Scale
CSB	Chip Select
SCK	Serial Clock
MOSI	Master Out Slave In
MISO	Master In Slave Out
MCU	Microcontroller

2.2 General Specifications

General specifications for SCL3400-D01 component are presented in Table 1. All analog voltages are related to the potential at AVSS and all digital voltages are related to the potential at DVSS.

Table 1 General specifications

Parameter	Condition	Min	Nom	Max	Units
Supply voltage: VDD		3.0	3.3	3.6	V
SPI supply voltage: DVIO	Must never be higher than VDD	3.0	3.3	3.6	V
Current consumption: I_VDD			2.1		mA
Current consumption: I_VDD in power down mode	Temperature range -40 ... +85 °C Power down mode (PD) Typical value is at room temperature (+23°C)		3	10	µA

2.3 Performance Specifications for Inclinometer

Table 2 Inclinometer performance specifications. Supply voltage VDD = 3.3 V and room temperature (RT) +23 °C unless otherwise specified. Definition of gravitational acceleration: $g = 9.819 \text{ m/s}^2$.

Parameter	Condition	Min	Nom	Max	Unit
Measurement range	Mode A		0.5		g
	Mode B		1.1		
	Mode A		±30		°
	Mode B		±90		
Initial offset error ^(A)	All modes	-5 -0.29		5 0.29	mg °
Offset error ^(B)	-40°C ... +85°C, all modes	-4 -0.23		4 0.23	mg °
Offset temperature error ^(C)	-40°C ... +85°C, all modes	-2.5 -0.15		2.5 0.15	mg °
Sensitivity	Mode A		32768		LSB/g
	Mode B		16384		
Initial sensitivity error ^(A)	Mode A	-1		1	%
	Mode B	-1.5		1.5	
Sensitivity error ^(B)	All modes	-0.7		0.7	%
Sensitivity temperature error ^(C)	-40°C ... +85°C, all modes	-0.5		0.5	%
Linearity error ^(E)	Mode A: -0.5g ... +0.5g range Mode B: -1g ... +1g range	-1 -1.5		1 1.5	mg
Integrated noise (RMS) ^(F)	Mode A			0.07	mg _{RMS}
	Mode B			0.14	
Noise density ^(F)	All modes			16 0.0009	µg/√Hz °/√Hz
Cross axis sensitivity ^(G)	per axis	-2		2	%
Amplitude response, -3dB frequency	Mode A		10		Hz
	Mode B		40		Hz
Power on start-up time ^(H)	Mode A		100		ms
	Mode B		25		ms
ODR			2000		Hz

Min/Max values are ±3 sigma variation limits from test population at the minimum. Min/Max values are not guaranteed.

- A) Includes calibration error and supply voltage. Excluding mechanical shocks.
- B) Zeroed at RT/0 h. Includes temperature, supply voltage and drift over lifetime. Excluding mechanical shocks.
- C) Deviation from value at room temperature (RT).
- D) Angle calculated using $1g * \sin(\theta)$, where θ is the inclination angle relative to the 0g position. Due to characteristics of sine function sensitivity is inversely proportional to inclination angle. Reported values are valid only between 0° to ±1°.
- E) Straight line through specified measurement range end points.
- F) SPI communication may affect the noise level. Used SPI clock should be carefully validated. Recommended SPI clock is 2 MHz - 4 MHz to achieve the best performance; see section 2.8.2 SPI AC Characteristics for details.

- G) Cross axis sensitivity is the maximum sensitivity in the plane perpendicular to the measuring direction. X-axis output cross axis sensitivity (cross axis for Y output is defined correspondingly):
- Cross axis for X axis = Sensitivity X / Sensitivity Y
 - Cross axis for Y axis = Sensitivity Y / Sensitivity X
- H) Power on start-up time is specified according to recommended start-up sequence; see section 4.2 Start-up sequence for details.

2.4 Performance Specification for Temperature Sensor

Table 3 Temperature sensor performance specifications.

Parameter	Condition	Min.	Typ	Max.	Unit
Temperature signal range		-50		+150	°C
Temperature signal sensitivity	Direct 16-bit word		18.9		LSB/°C
Temperature signal offset	°C output	-10		10	°C

Temperature is converted to °C with following equation:

$$\text{Temperature [}^{\circ}\text{C]} = -273 + (\text{TEMP} / 18.9),$$

where TEMP is temperature sensor output register content in decimal format.

2.5 Absolute Maximum Ratings

Within the maximum ratings (Table 4), no damage to the component shall occur. Parametric values may deviate from specification, yet no functional failure shall occur.

Table 4. Absolute maximum ratings.

Symbol	Description	Min.	Typ	Max.	Unit
VDD	Supply voltage analog circuitry	-0.3		4.3	V
DIN/DOUT	Maximum voltage at digital input and output pins	-0.3		DVIO+0.3	V
Topr	Operating temperature range	-40		+85	°C
Tstg	Storage temperature range	-40		+150	°C
ESD_HBM	ESD according Human Body Model (HBM) Q100-002	-2000		2000	V
ESD_CDM	ESD according Charged Device Model (CDM) Q100-011	-1000		1000	V
US	Ultrasonic agitation (cleaning, welding, etc.)	Prohibited			

2.6 Pin Description

The pinout for SCL3400-D01 is presented in Figure 1.




Figure 1 Pinout for SCL3400-D01.

Table 5 SCL3400-D01 pin descriptions.

Pin#	Name	Type	Description
1	AVSS	GND	Analog Reference Ground, connect externally to GND
2	A_EXTC	AOUT	External capacitor connection for analog core
3	RESERVED	-	Factory use only, connect externally to GND
4	VDD	SUPPLY	Analog Supply Voltage
5	CSB	DIN	Chip Select of SPI Interface, 3.3V logic compatible Schmitt-trigger input
6	MISO	DOUT	Data Out of SPI Interface
7	MOSI	DIN	Data In of SPI Interface, 3.3V logic compatible Schmitt-trigger input
8	SCK	DIN	CLK Signal of SPI Interface, 3.3V logic compatible Schmitt-trigger input
9	DVIO	SUPPLY	SPI Interface Supply Voltage. Must never be higher than VDD
10	D_EXTC	AOUT	External capacitor connection for digital core
11	DVSS	GND	Digital Reference Ground, connect externally to GND. Must never be left floating when component is powered.
12	EMC_GND	EMC GND	EMC Ground, connect externally to GND

2.7 Typical performance characteristics




Figure 2 Inclinometer typical offset temperature behavior. Dotted lines show the $\pm 3\sigma$ variation of the population.




Figure 3 Example of inclinometer long term stability during 1000h HTOL. Test condition = +85 °C, $V_{\text{supply}}=3.6$ V. Data measurement condition = +25 °C. Dotted lines show the $\pm 3\sigma$ variation of the population.




Figure 4 Inclinometer typical sensitivity temperature error in %.

2.8 Digital I/O Specification

2.8.1 SPI DC Characteristics

Table 6 describes the DC characteristics of SCL3400-D01 sensor SPI I/O pins. Supply voltage is 3.3 V unless otherwise specified. Current flowing into the circuit has a positive value.

Table 6 SPI DC Characteristics

Symbol	Remark	Min.	Typ	Max.	Unit	
Serial Clock SCK (Pull Down)						
I_{PD}	Pull-down current	$V_{in} = 3.0 - 3.6 V$	7.5	16.5	36	μA
V_{IH}	Input voltage '1'		$0.67 \cdot DVIO$		DVIO	V
V_{IL}	Input voltage '0'		0		$0.33 \cdot DVIO$	V
Chip Select CSB (Pull Up), low active						
I_{PU}	Pull-up current	$V_{in} = 0$	7.5	16.5	36	μA
V_{IH}	Input voltage '1'		$0.67 \cdot DVIO$		DVIO	V
V_{IL}	Input voltage '0'		0		$0.33 \cdot DVIO$	V
Serial Data Input MOSI (Pull Down)						
I_{PD}	Pull-down current	$V_{in} = 3.0 - 3.6 V$	7.5	16.5	36	μA
V_{IH}	Input voltage '1'		$0.67 \cdot DVIO$		DVIO	V
V_{IL}	Input voltage '0'		0		$0.33 \cdot DVIO$	V
Serial Data Output MISO (Tri State)						
V_{OH}	Output high voltage	$I > -1 mA$	$DVIO - 0.5V$			V
V_{OL}	Output low voltage	$I < 1 mA$			0.5	V
I_{LEAK}	Tri-state leakage	$0 < V_{MISO} < 3.3 V$	-1	0	1	μA
	Maximum Capacitive load				50	pF

2.8.2 SPI AC Characteristics

The AC characteristics of SCL3400-D01 are defined in Figure 5 and Table 7.




Figure 5 Timing diagram of SPI communication.

Table 7 SPI AC electrical characteristics.

Symbol	Description	Min.	Typ	Max.	Unit
T_{LS1}	Time from CSB (10%) to SCK (90%)	$T_{per}/2$			ns
T_{LS2}	Time from SCK (10%) to CSB (90%)	$T_{per}/2$			ns
T_{CL}	SCK low time	$T_{per}/5$			ns
T_{CH}	SCK high time	$T_{per}/5$			ns
$f_{SCK} = 1/T_{per}$	SCK Frequency *	0.1	2	8	MHz
T_{SET}	Time from changing MOSI (10%, 90%) to SCK (90%). Data setup time	$T_{per}/4$			ns
T_{HOL}	Time from SCK (90%) to changing MOSI (10%, 90%). Data hold time	$T_{per}/4$			ns
T_{VAL1}	Time from CSB (10%) to stable MISO (10%, 90%)		10		ns
T_{LZ}	Time from CSB (90%) to high impedance state of MISO		10		ns
T_{VAL2}	Time from SCK (10%) to stable MISO (10%, 90%)		10		ns
T_{LH}	Time between SPI cycles, CSB at high level (90%)	10			us

* SPI communication may affect the noise level. Used SPI clock should be carefully validated. Recommended SPI clock is 2 MHz - 4 MHz to achieve the best performance.

2.9 Measurement Axis and Directions










Figure 6 SCL3400-D01 measurement directions.

Table 8 SCL3400-D01 accelerometer measurement directions.

 <p>x: +1g y: 0g</p>	 <p>x: 0g y: +1g</p>	 <p>x: 0g y: 0g</p>
 <p>x: -1g y: 0g</p>	 <p>x: 0g y: -1g</p>	 <p>x: 0g y: 0g</p>

2.10 Package Characteristics

2.10.1 Package Outline Drawing




Figure 7 Package outline. The tolerances are according to ISO2768-f (see Table 9).

Table 9 Limits for linear measures (ISO2768-f).

Tolerance class	Limits in mm for nominal size in mm		
	0.5 to 3	Above 3 to 6	Above 6 to 30
f (fine)	± 0.05	± 0.05	± 0.1

2.11 PCB Footprint




Figure 8 Recommended PWB pad layout for SCL3400-D01. All dimensions are in mm. The tolerances are according to ISO2768-f (see Table 9).

3 General Product Description

The SCL3400-D01 sensor includes acceleration sensing element and Application-Specific Integrated Circuit (ASIC). Figure 9 contains an upper level block diagram of the component.




Figure 9 SCL3400-D01 component block diagram.

The sensing elements are manufactured using Murata proprietary High Aspect Ratio (HAR) 3D-MEMS process, which enables making robust, extremely stable and low noise capacitive sensors.

The acceleration sensing element consists of six acceleration sensitive masses. Acceleration causes capacitance change that is converted into a voltage change in the signal conditioning ASIC.

3.1 Factory Calibration

SCL3400-D01 sensors are factory calibrated. No separate calibration is required in the application. Calibration parameters are stored to non-volatile memory during manufacturing. The parameters are read automatically from the internal non-volatile memory during the start-up.

Assembly can cause offset/bias errors to the sensor output. If best possible accuracy is required, system level offset/bias calibration (zeroing) after assembly is recommended. Offset calibration is recommended to be performed not earlier than 12 hours after reflow. It should be noted that accuracy can be improved with longer stabilization time.

4 Component Operation, Reset and Power Up

4.1 Component Operation

Sensor ODR in normal operation mode is 2000 Hz. Registers are updated in every 0.5 ms and if all data is not read the full noise performance of sensor is not met.

In order to achieve optimal performance, it is recommended that during normal operation acceleration outputs ACCX, ACCY, are read in every cycle using sensor ODR. It is necessary to read STATUS register only if return status (RS) indicates error.

4.2 Start-up sequence

Table 10 Start-Up Sequence

Step	Procedure	RS*	Function	Note
1	Set VDD 3.0 - 3.6 V DVIO 3.0 - 3.6 V	--		Procedure for normal startup VDD and DVIO don't need to rise at the same time
OR				
1	Write Wake up from power down mode command	--		Procedure if device is in power down mode See Table 14 for more information
1.2	Wait 3 ms	--	Memory reading Settling of signal path	Only needed after power down mode
Always continue from here				
2	Write SW Reset command	--	Software reset the device	See Table 14 Operations and their equivalent SPI frames
3	Wait 3 ms	--	Memory reading Settling of signal path	Wait time can be longer
4	Set Measurement mode**	'11'	Select operation mode	Mode A (default) 30° / 0.5g full-scale 10 Hz 1st order low pass filter Mode B 90° / 1.1g full-scale 40 Hz 1st order low pass filter
5	Wait 100 ms	--	Settling of signal path	
6	Read STATUS	'11'	Clear status summary	Reset status summary
7	Read STATUS	'11'	Read status summary	SPI response to step 6 Read status summary. Due to SPI off-frame protocol response is before STATUS has been cleared.
8	Read STATUS (or any other valid SPI command)	'01'	Ensure successful start-up	SPI response to step 7. First response where STATUS has been cleared. RS bits should be '01' to indicate proper start-up. Otherwise start-up has not been done correctly. See 6.2 STATUS for more information.

* RS bits in returned SPI response during normal start-up. See 5.1.5 Return Status for more information.

** if not set, mode A is used.

Please refer to Table 14 Operations and their equivalent SPI frames for detailed command frames.

4.3 Operation modes

SCL3400-D01 provides two user selectable operation modes.

Table 11 Operation mode description

Mode	Acceleration output			Acceleration output
	Full-scale	Sensitivity LSB/g	Sensitivity LSB/° *	1 st order low pass filter
A	± 0.5 g	32768	571.88	10 Hz
B	± 1.1 g	16384	285.94	40 Hz

* Angle calculated using $1g \cdot \sin(\theta)$, where θ is the inclination angle relative to the 0g position. Due to characteristics of sine function sensitivity is inversely proportional to inclination angle. Reported values are valid only between 0° to $\pm 1^\circ$.

** Inclination mode. Dynamic range is dependent on orientation in gravity.

5 Component Interfacing

5.1.1 General

SPI communication transfers data between the SPI master and registers of the SCL3400-D01 ASIC. The SCL3400-D01 always operates as a slave device in master-slave operation mode. 3-wire SPI connection is not supported.

Table 12 SPI interface pins

Pin	Pin Name	Communication
CSB	Chip Select (active low)	MCU → SCL3400
SCK	Serial Clock	MCU → SCL3400
MOSI	Master Out Slave In	MCU → SCL3400
MISO	Master In Slave Out	SCL3400 → MCU

5.1.2 Protocol

The SPI is a 32-bit 4-wire slave configured bus. Off-frame protocol is used so each transfer consists of two phases. A response to the request is sent within next request frame. The response concurrent to the request contains the data requested by the previous command. The first bit in a sequence is an MSB.

The SPI transmission is always started with the falling edge of chip select, CSB. The data bits are sampled at the rising edge of the SCK signal. The data is captured on the rising edge (MOSI line) of the SCK and it is propagated on the falling edge (MISO line) of the SCK. This equals to SPI Mode 0 (CPOL = 0 and CPHA = 0).

NOTE: For sensor operation, time between consecutive SPI requests (i.e. CSB high) must be at least 10 μ s. If less than 10 μ s is used, output data will be corrupted.




Figure 10 SPI Protocol

5.1.3 SPI frame

The SPI Frame is divided into four parts:

1. Operation Code (OP), consisting of Read/Write (RW) and Address (ADDR)
2. Return Status (RS, in MISO)
3. Data (D)
4. Checksum (CRC)

See Figure 11 and Table 13 Table 13 SPI Frame Specification for more details. For allowed SPI operating commands see Table 14.




Figure 11 SPI Frame

Table 13 SPI Frame Specification

Name	Bits	Description	MISO / MOSI	
OP	[31:26]	Operation code RW + ADDR	OP [5] = RW OP [4:0] = ADDR	Read = 0 / Write = 1 Register address
RS	[25:24]	Return status	MISO '00' - Startup in progress '01' - Normal operation, no flags '10' - N/A '11' - Error	MOSI '00' – Always
D	[23:8]	Data	Returned data / data to write	
CRC	[7:0]	Checksum	See section 5.2	

Return Status (RS) shows error (i.e. '11') when an error flag (or flags) is active in, or if previous MOSI-command had incorrect CRC.

5.1.4 Operations

Allowed operation commands are shown in Table 14. No other commands are allowed.

Table 14 Operations and their equivalent SPI frames

Operation	Bank	SPI Frame	SPI Frame Hex
Read ACC_X	0 1	0000 0100 0000 0000 0000 0000 1111 0111	040000F7h
Read ACC_Y	0 1	0000 1000 0000 0000 0000 0000 1111 1101	080000FDh
Read Temperature	0 1	0001 0100 0000 0000 0000 0000 1110 1111	140000EFh
Read Status Summary	0 1	0001 1000 0000 0000 0000 0000 1110 0101	180000E5h
Read ERR_FLAG1	0	0001 1100 0000 0000 0000 0000 1110 0011	1C0000E3
Read ERR_FLAG2	0	0010 0000 0000 0000 0000 0000 1100 0001	200000C1h
Read CMD	0	0011 0100 0000 0000 0000 0000 1101 1111	340000DFh
Change to Mode A	0	1011 0100 0000 0000 0000 0000 0001 1111	B400001Fh
Change to Mode B	0	1011 0100 0000 0000 0000 0011 0011 1000	B4000338h
Set power down mode	0	1011 0100 0000 0000 0000 0100 0110 1011	B400046Bh
Wake up from power down mode	0	1011 0100 0000 0000 0000 0000 0001 1111	B400001Fh
SW Reset	0	1011 0100 0000 0000 0010 0000 1001 1000	B4002098h
Read WHOAMI	0	0100 0000 0000 0000 0000 0000 1001 0001	40000091h
Read SERIAL1	1	0110 0100 0000 0000 0000 0000 1010 0111	640000A7h
Read SERIAL2	1	0110 1000 0000 0000 0000 0000 1010 1101	680000ADh
Read current bank	0 1	0111 1100 0000 0000 0000 0000 1011 0011	7C0000B3h
Switch to bank #0	0 1	1111 1100 0000 0000 0000 0000 0111 0011	FC000073h
Switch to bank #1	0 1	1111 1100 0000 0000 0000 0001 0110 1110	FC00016Eh

5.1.5 Return Status

SPI frame Return Status bits (RS bits) indicate the functional status of the sensor. See Table 15 for RS definitions.

Table 15 Return Status definitions

RS [1]	RS [0]	Description
0	0	Startup in progress
0	1	Normal operation, no flags
1	0	Reserved
1	1	Error

The priority of the return status states is from high to low: 00 → 11 → 01

Return Status (RS) shows error (i.e. '11') when an error flag (or flags) is active in Status Summary register, or if previous MOSI-command had incorrect frame CRC.

See Table 23 for description of the Status Summary register.

5.2 Checksum (CRC)

For SPI transmission error detection a Cyclic Redundancy Check (CRC) is implemented, for details see Table 16.

Table 16 SPI CRC definition

Parameter	Value
Name	CRC-8
Width	8 bit
Poly	1Dh (generator polynom: $X^8+X^4+X^3+X^2+1$)
Init	FFh (initialization value)
XOR out	FFh (inversion of CRC result)

The CRC value used in system level software has to be initialized with FFh to ensure a CRC failure in case of stuck-at-0 and stuck-at-1 error on the SPI bus. C-programming language example for CRC calculation is presented in Figure 12. It can be used as is in an appropriate programming context.

```
// Calculate CRC for 24 MSB's of the 32 bit dword
// (8 LSB's are the CRC field and are not included in CRC calculation)

uint8_t CalculateCRC(uint32_t Data)
{
    uint8_t BitIndex;
    uint8_t BitValue;
    uint8_t CRC;

    CRC = 0xFF;
    for (BitIndex = 31; BitIndex > 7; BitIndex--)
    {
        BitValue = (uint8_t)((Data >> BitIndex) & 0x01);
        CRC = CRC8(BitValue, CRC);
    }
    CRC = (uint8_t)~CRC;
    return CRC;
}

static uint8_t CRC8(uint8_t BitValue, uint8_t CRC)
{
    uint8_t Temp;

    Temp = (uint8_t)(CRC & 0x80);
    if (BitValue == 0x01)
    {
        Temp ^= 0x80;
    }
    CRC <<= 1;
    if (Temp > 0)
    {
        CRC ^= 0x1D;
    }
    return CRC;
}
```

Figure 12 C-programming language example for CRC calculation

In case of wrong CRC in MOSI write/read, RS bits “11” are set in the next SPI response, STATUS register is not changed, and write command is discarded. If CRC in MISO SPI response is incorrect, communication failure occurred.

CRC calculation example:

```
Read ACC_X register (04h)
SPI [31:8] = 040000h → CRC = F7h
SPI [7:0]  = F7h
SPI frame  = 040000F7h
```

6 Register Definition

SCL3400-D01 contains two user switchable register banks. Default register bank is #0. One should have register bank #0 always active, unless data from bank #1 is required. After reading data from bank #1 is finished, one should switch back to bank #0 to ensure no accidental read / writes in unwanted registers. See 6.7 SELBANK for more information for selecting active register bank. Table 17 shows overview of register banks and register addresses.

Table 17 Register address space overview

Addr (hex)	Read/Write	Register Bank		Description
		#0	#1	
01h	R	ACC_X	ACC_X	X-axis acceleration output in 2's complement format
02h	R	ACC_Y	ACC_Y	Y-axis acceleration output in 2's complement format
03h	R	reserved	reserved	-
04h	R	reserved	reserved	-
05h	R	TEMPERATURE	TEMPERATURE	Temperature sensor output in 2's complement format
06h	R	STATUS	STATUS	Status Summary combining ERR_FLAG1 and ERR_FLAG2
07h	R	ERR_FLAG1	reserved	Error flags group1
08h	R	ERR_FLAG2	reserved	Error flags group2
09h	-	reserved	reserved	-
0Ah	-	reserved	reserved	-
0Bh	-	reserved	reserved	-
0Ch	-	reserved	reserved	-
0Dh	R / W	MODE	reserved	Sets operation mode, SW Reset and Power down mode
0Eh	-	reserved	reserved	-
0Fh	-	reserved	reserved	-
10h	R	WHOAMI	reserved	8-bit register for component identification
11h	-	reserved	reserved	-
12h	-	reserved	reserved	-
13h	-	reserved	reserved	-
14h	-	reserved	reserved	-
15h	-	reserved	reserved	-
16h	-	reserved	reserved	-
17h	-	reserved	reserved	-
18h	-	reserved	reserved	-
19h	R	reserved	SERIAL1	Component serial part 1
1Ah	R	reserved	SERIAL2	Component serial part 2
1Bh	-	reserved	Factory Use	-
1Ch	-	reserved	Factory Use	-
1Dh	-	reserved	Factory Use	-
1Eh	-	reserved	reserved	-
1Fh	R / W	SELBANK	SELBANK	Switch between active register banks

User should not access Reserved nor Factory Use registers. Power-cycle, reset and power down mode will reset all written settings.

6.1 Sensor Data Block

Table 18 Sensor data block description

Bank	Addr	Name	No. of bits	Read / Write	Description
0 1	01h	ACC_X	16	R	X-axis acceleration output in 2's complement format
0 1	02h	ACC_Y	16	R	Y-axis acceleration output in 2's complement format
0 1	05h	TEMPERATURE	16	R	Temperature sensor output in 2's complement format. See section 2.4 for conversion equation.

Table 19 Sensor data block operations

Operation	SPI Frame	SPI Frame Hex
Read ACC_X	0000 0100 0000 0000 0000 0000 1111 0111	040000F7h
Read ACC_Y	0000 1000 0000 0000 0000 0000 1111 1101	080000FDh
Read Temperature	0001 0100 0000 0000 0000 0000 1110 1111	140000EFh

6.1.1 Example of Acceleration Data Conversion

For example, if ACC_X register read results: ACC_X = 0500DC1Ch, the register content is converted to acceleration rate as follows:

OP[31:26] +		Data[23:8]				CRC[7:0]	
RS[25:24]							
0	5	0	0	D	C	1	C

OP + RS

05h = 0000 0101b
 0000 01b = OP code = Read ACC_X
 01b = return status (RS bits) = no error

Data = ACC_X register content

00DCh
 00DCh → 220d = in 2's complement format
 Acceleration:
 = 220 LSB / sensitivity(mode A)
 = 220 LSB / 32768 LSB/g
 = 0.00671 g

CRC

1Ch
 CRC of 0500DCh, see section 5.2

6.1.2 Example of Temperature Data Conversion

For example, if TEMPERATURE register read results: TEMPERATURE = 15161E0Ah, the register content is converted to temperature as follows:

OP[31:26] +		Data[23:8]				CRC[7:0]	
RS[25:24]							
1	5	1	6	1	E	0	A

OP + RS

15h = 0001 0101b
 0001 01b = OP code = Read TEMP
 01b = return status (RS bits) = no error

Data = TEMPERATURE register content

161Eh
 161Eh → 5662d = in 2's complement format
 Temperature:
 = -273 + (5662 / 18.9)
 = +26.6°C

CRC

0Ah
 CRC of 15161Eh, see section 5.2

6.2 STATUS

Table 20 STATUS description

Bank	Addr	Name	No. of bits	Read / Write	Description
0 1	06h	STATUS	16	R	Status Summary combining ERR_FLAG1 and ERR_FLAG2

Table 21 STATUS operation

Operation	SPI Frame	SPI Frame Hex
Read Status Summary	0001 1000 0000 0000 0000 0000 1110 0101	180000E5h

Table 22 STATUS register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bit
Reserved						DIGI1	DIGI2	CLK	SAT	TEMP_SAT	PWR	MEM	PD	MODE_CHANGE	PIN_CONTINUITY	Read

Table 23 STATUS register bit description

Bit	Name	Description	Required action/explanation
9	DIGI1	Digital block error type 1	SW or HW reset needed
8	DIGI2	Digital block error type 2	SW or HW reset needed
7	CLK	Clock error	SW or HW reset needed
6	SAT	Signal saturated in signal path	Acceleration too high and acceleration and inclination readings not usable. Component failure possible. All acceleration, inclination, and STO output data is invalid.
5	TEMP_SAT	Temperature signal path saturated	External temperature too high or low. Component failure possible
4	PWR	Start-up indication or Voltage level failure	[After star-up or reset] This flag is set high. No actions needed.
			[During normal operation] External voltages too high or low. Component failure possible. SW or HW reset needed.
3	MEM	Error in non-volatile memory	Memory check failed. Possible component failure SW or HW reset needed.
2	PD	Device in power down mode	If power down is not requested. SW or HW reset needed
1	MODE_CHANGE	Operation mode changed	Bit is set high if operation mode has been changed If mode change is not requested SW or HW reset needed
0	PIN_CONTINUITY	Component internal connection error	Possible component failure

Status register indicates saturation or failure in component. Failure is indicated by setting the status flag to 1.

Software (SW) reset is done with SPI operation (see 5.1.4). Hardware (HW) reset is done by power cycling the sensor. If these do not reset the error, then possible component error has occurred and system needs to be shut down and part returned to supplier.

6.2.1 Example of STATUS summary reset

STATUS summary is reset by reading it. Below is an example of MOSI commands and corresponding MISO responses for command Read STATUS summary when there is SAT bit high in STATUS summary (Data = 0x0040).

Due to off-frame protocol of SPI the first response to MOSI command is a response to earlier MOSI command and is thus not applicable in this example.

The Return Status bits show an error (b'11) even with the first MOSI command and are reset after the second command (b'01). Return Status bits are defined in Chapter 5.1.5.

Table 24 Example of STATUS summary reset

#	MOSI command	MISO response	Return Status bits (RS)	Data
1	0x180000E5	<i>don't care</i>	b'11	<i>don't care</i>
2	0x180000E5	0x1b00407a	b'11	0x0040
3	0x180000E5	0x19004079	b'01	0x0040
4	0x180000E5	0x1900006a	b'01	0x0000

6.3 Error Flag Block

Table 25 Error flag block description

Bank	Addr	Register Name	No. of bits	Read / Write	Description
0	07h	ERR_FLAG1	16	R	Error flags
0	08h	ERR_FLAG2	16	R	Error flags

Table 26 Error flag block operations

Operation	SPI Frame	SPI Frame Hex
Read ERR_FLAG1	0001 1100 0000 0000 0000 0000 1110 0011	1C0000E3
Read ERR_FLAG2	0010 0000 0000 0000 0000 0000 1100 0001	200000C1h

ERR_FLAG registers indicate saturation or failure in component. Failure is indicated by setting the error flag to 1.

STATUS register contains combination of the information in the ERR_FLAG1 and ERR_FLAG2 registers; if there is an error, it is reflected in STATUS. ERR_FLAG registers can be used to further assess reason for error. Note that reading ERR_FLAG registers does not reset error flags in STATUS register nor reset RS bits.

6.3.1 ERR_FLAG1

Table 27 ERR_FLAG1 register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bit
Reserved				ADC_SAT	AFE_SAT										MEM	Read

Table 28 ERR_FLAG1 register bit description

Bit	Name	Description
15:12	Reserved	Reserved
11	ADC_SAT	Signal saturated at analog-to-digital converter
10:1	AFE_SAT	Signal saturated at analog front-end circuitry
0	MEM	Error in non-volatile memory

6.3.2 ERR_FLAG2

Table 29 ERR_FLAG2 register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bit
Reserved	D_EXT_C	A_AEXT_C	AGND	VDD	Reserved	MODE_CHANGE	PD	MEMORY_CRC	Reserved	APWR	DPWR	REFV	APWR_2	TEMP_SAT	CLK	Read

Table 30 ERR_FLAG2 register bit description

Bit	Name	Description
15	Reserved	Reserved
14	D_EXT_C	External capacitor connection error
13	A_EXT_C	External capacitor connection error
12	AGND	Analog ground connection error
11	VDD	Supply voltage error
10	Reserved	Reserved
9	MODE_CHANGE	Operation mode changed by user
8	PD	Device in power down mode
7	MEMORY_CRC	Memory CRC check failed
6	Reserved	Reserved
5	APWR	Analog power error
4	DPWR	Digital power error
3	VREF	Reference voltage error
2	APWR_2	Analog power error
1	TEMP_SAT	Temperature signal path saturated
0	CLK	Clock error

6.4 CMD

Table 31 CMD description

Bank	Addr	Register Name	No. of bits	Read / Write	Description
0	0Dh	CMD	16	R / W	Sets operation mode, SW Reset and Power down mode

Table 32 CMD operations

Command	SPI Frame	SPI Frame hex
Read CMD	0011 0100 0000 0000 0000 0000 1101 1111	34000DFh
Change to mode A	1011 0100 0000 0000 0000 0000 0001 1111	B40001Fh
Change to mode B	1011 0100 0000 0000 0000 0011 0011 1000	B400338h
Set power down mode	1011 0100 0000 0000 0000 0100 0110 1011	B40046Bh
Wake up from power down mode	1011 0100 0000 0000 0000 0000 0001 1111	B40001Fh
SW Reset	1011 0100 0000 0000 0010 0000 1001 1000	B400298h

Table 33 CMD register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bit
Reserved								Factory use	Factory use	SW_RST	Factory use	Factory use	PD	MODE		Read

Table 34 CMD register bit description

Bit	Name	Description
15:8	Reserved	Reserved
7	Factory use	Factory use
6	Factory use	Factory use
5	SW_RST	Software (SW) Reset
4	Factory use	Factory use
3	Factory use	Factory use
2	PD	Power Down
1:0	MODE	Operation Mode

Sets operation mode of the SCL3400-D01. After power-off, reset (SW or HW), power down mode or unintentional power-off, normal start-up sequence must be followed. Note: mode will be set to default mode A.

Operation modes are described in section 4.3.

Changing mode will set Status Summary bit 1 to high, setting / waking up from power down mode will set Status Summary bit 2 to high (see 6.2.) thus RS bits will show '11' (see 5.1.5.). **Note:** User must not configure other than given valid commands, otherwise power-off, reset, or power down is required.

6.5 WHOAMI

Table 35 WHOAMI description

Bank	Addr	Register Name	No. of bits	Read / Write	Description
0	10h	WHOAMI	8	R	8-bit register for component identification

Table 36 WHOAMI operations

Operation	SPI Frame	SPI Frame Hex
Read WHOAMI	0100 0000 0000 0000 0000 0000 1001 0001	40000091h

Table 37 WHOAMI register

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Bit
								-	-	-	-	-	-	-	-	Write
Not Used [15:8]								Component ID [7:0] = E0h								Read

WHOAMI is an 8-bit register for component identification. Returned value is E0h.

Note: as returned value is fixed, this can be used to ensure SPI communication is working correctly.

6.6 Serial Block

Table 38 Serial block description

Bank	Addr	Register Name	No. of bits	Read / Write	Description
1	19h	SERIAL1	16	R	Component serial part 1
1	1Ah	SERIAL2	16	R	Component serial part 2

Table 39 Serial block operations

Operation	SPI Frame	SPI Frame Hex
Read SERIAL1	0110 0100 0000 0000 0000 0000 1010 0111	640000A7h
Read SERIAL2	0110 1000 0000 0000 0000 0000 1010 1101	680000ADh

Serial Block contains sensor serial number in two 16 bit registers in register bank #1, see 6.4 CMD for information how to switch register banks. The same serial number is also written on top of the sensor.

The following procedure is recommended when reading serial number:

1. Change active register bank to #1
2. Read registers 19h and 1Ah
3. Change active register back to bank #0
4. Resolve serial number:
 1. Combine result data from 1Ah[16:31] and 19h[0:15]
 2. Convert HEX to DEC
 3. Add letters "B33" to end

6.6.1 Example of Resolving Serial Number

1. Change active register bank to #1
SPI Request SWITCH_TO_BANK_1
Request: FC00016E
Response: XXXXXXXX, response to previous command

2. Read registers 19h and 1Ah
SPI Request READ_SERIAL1:
Request: 640000A7
Response: FD0001E1, response to switch command

SPI Request READ_SERIAL2:
Request: 680000AD
Response: 65F7DA19, response to serial1, data: F7DA

3. Change active register back to bank #0
SPI Request SWITCH_TO_BANK_0
Request: FC000073
Response: 693CE54F, response to serial2, data: 3CE5

4. Resolve serial number
 1. Combined Serial number: 3CE5F7DA
 2. HEX to DEC: 1021704154
 3. Add "B33": 1021704154B33

→ Full Serial number: 1021704154B33

6.7 SELBANK

Table 40 SELBANK description

Bank	Addr	Register Name	No. of bits	Read / Write	Description
0 1	1Fh	SELBANK	16	R	Switch between active register banks

Table 41 SELBANK operations

Command	SPI Frame	SPI Frame hex
Read current bank	0111 1100 0000 0000 0000 0000 1011 0011	7C0000B3h
Switch to bank #0	1111 1100 0000 0000 0000 0000 0111 0011	FC000073h
Switch to bank #1	1111 1100 0000 0000 0000 0001 0110 1110	FC00016Eh

SELBANK is used to switch between memory banks #0 and #1. It's recommended to keep memory bank #0 selected unless register from bank #1 is required, for example, reading serial number of sensor. After using bank #1 user should switch back to bank #0.

7 Application information

7.1 Application Circuitry and External Component Characteristics

See Figure 13 and Table 42 for specification of the external components. The PCB layout example is shown in Figure 14.




Figure 13 Application schematic.

Table 42 External component description for SCL3400-D01.

Symbol	Description	Min.	Nom.	Max.	Unit
C1	Decoupling capacitor between VDD and GND Recommended component: Murata GCM155R71C104KA55, 0402, 16V, X7R ESR Please confirm capacitor availability from www.murata.com	70	100	130 100	nF mΩ
C2	Decoupling capacitor between A_EXTC and GND Recommended component: Murata GCM155R71C104KA55, 0402, 16V, X7R ESR Please confirm capacitor availability from www.murata.com	70	100	130 100	nF mΩ
C3	Decoupling capacitor between D_EXTC and GND Recommended component: Murata GCM155R71C104KA55, 0402, 16V, X7R ESR Please confirm capacitor availability from www.murata.com	70	100	130 100	nF mΩ
C4	Decoupling capacitor between DVIO and GND Recommended component: Murata GCM155R71C104KA55, 0402, 16V, X7R ESR Please confirm capacitor availability from www.murata.com	70	100	130 100	nF mΩ




Figure 14 Application PCB layout.

General circuit diagram and PCB layout recommendations for SCL3400-D01:

1. Connect decoupling SMD capacitors (C1 - C4) right next to respective component pins.
2. Place ground plate under component.
3. Do not route signals or power supplies under the component on top layer.
4. Ensure good ground connection of DVSS, AVSS and EMC_GND pins

7.2 Assembly Instructions

The Moisture Sensitivity Level of the component is Level 3 according to the IPC/JEDEC JSTD-020C. The part is delivered in a dry pack. The manufacturing floor time (out of bag) at the customer's end is 168 hours.

Usage of PCB coating materials may penetrate component lid and affect component performance. PCB coating is not allowed.

Sensor components shall not be exposed to chemicals which are known to react with silicones, such as solvents. Sensor components shall not be exposed to chemicals with high impurity levels, such as Cl⁻, Na⁺, NO₃⁻, SO₄⁻, NH₄⁺ in excess of >10 ppm. Flame retardants such as Br or P containing materials shall be avoided in close vicinity of sensor component. Materials with high amount of volatile content should also be avoided.

If heat stabilized polymers are used in application, user should check that no iodine, or other halogen, containing additives are used.

For additional assembly related details please refer to technical note Assembly instructions of Dual Flat Lead Package (DFL).

APP 2702 Rev.2 Assembly_Instructions_for_DFL_Package

8 Frequently Asked Questions

- How can I be sure SPI communication is working?
 - Read register WHOAMI (10h), the response should be E0h.
- Why do I get wrong results when I read data?
 - SCL3400-D01 uses off-frame protocol (see 5.1.2 Protocol), make sure to utilize this correctly.
 - Confirm time between SPI requests (CSB high) is at least 10 μs.
 - Ensure SCL3400-D01 is correctly started (see 4.2 Start-up sequence).
 - Read RS bits (see 5.1.5 Return Status), if error is shown read Status Summary (see 6.2 STATUS) for further information.
 - Confirm correct sensitivity is used for current operation mode (see 4.3 Operation modes)

9 Order Information

Order Code	Description	Packing	Qty
SCL3400-D01-004	2-axis inclinometer with digital SPI interface This order code is only for samples. Not for production.	Bulk	4pcs
SCL3400-D01-1	2-axis inclinometer with digital SPI interface	T&R	100pcs
SCL3400-D01-10	2-axis inclinometer with digital SPI interface	T&R	1000pcs

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Murata:](#)

[SCL3400-D01-004](#) [SCL3400-D01-1](#) [SCL3400-D01-10](#) [SCL3400-D01-PCB](#)