


Vishay Siliconix

Power MOSFET


PRODUCT SUMMARY					
V _{DS} (V)	500	500			
$R_{DS(on)}(\Omega)$	V _{GS} = 10 V	V _{GS} = 10 V 0.55			
Q _g (Max.) (nC)	51				
Q _{gs} (nC)	12	12			
Q _{gd} (nC)	23	23			
Configuration	Singl	Single			



N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated



- · Ease of Paralleling
- Simple Drive Requirements
- Compliant to RoHS Directive 2002/95/EC

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

ORDERING INFORMATION			
Package	I ² PAK (TO-262)		
Lead (Pb)-free	IRFSL11N50APbF		
Leau (FD)-1166	SiHFSL11N50A-E3		

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	500	V	
Gate-Source Voltage			V_{GS}	± 30	1 v	
Continuous Drain Current $V_{GS} \text{ at } 10 \text{ V} \qquad \frac{T_C = 25 \text{ °C}}{T_C = 100 \text{ °C}}$			-	11		
Continuous Drain Current	V _{GS} at 10 V	T _C = 100 °C	Ι _D	7.0	Α	
Pulsed Drain Current ^a			I _{DM}	44		
Linear Derating Factor				1.3	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	390	mJ	
Repetitive Avalanche Current ^a			I _{AR}	11	Α	
Repetitive Avalanche Energy ^a			E _{AR}	19	mJ	
Maximum Power Dissipation $T_C = 25 ^{\circ}C$			P _D	190	W	
Peak Diode Recovery dV/dtc			dV/dt	4.1	V/ns	
Operating Junction and Storage Temperature Range			T _J , T _{stg}	- 55 to + 175	- °C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 ^d		

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Starting $T_J = 25$ °C, L = 6.4 mH, $R_G = 25$ Ω , $I_{AS} = 11$ A (see fig. 12). c. $I_{SD} \le 11$ A, $dI/dt \le 185$ A/ μ s, $V_{DD} \le V_{DS}$, $T_J \le 175$ °C.
- d. 1.6 mm from case.

^{*} Pb containing terminations are not RoHS compliant, exemptions may apply

IRFSL11N50A, SiHFSL11N50A

Vishay Siliconix



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	TYP.	MAX.	UNIT		
Maximum Junction-to-Ambient	R _{thJA}	-	40	°C/W		
Maximum Junction-to-Case (Drain)	R_{thJC}	-	0.75	C/VV		

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static						•	
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0$, $I_D = 250 \mu A$		500	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I _D = 1 mA	-	0.57	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}		$V_{GS} = \pm 30 \text{ V}$	-	-	± 100	nA
Zero Gate Voltage Drain Current	less	V _{DS} =	= 500 V, V _{GS} = 0 V	ı	-	25	μA
Zero date voltage Drain ourrent	I _{DSS}	V _{DS} = 400 V	V, V _{GS} = 0 V, T _J = 150 °C	-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 6.6 \text{ A}^b$	-	-	0.55	Ω
Forward Transconductance	9 _{fs}	V _{DS} =	= 50 V, I _D = 6.6 A ^b	6.0	-	-	S
Dynamic							
Input Capacitance	C_{iss}		$V_{GS} = 0 V$	ı	1426	-	
Output Capacitance	C _{oss}		$V_{DS} = 25 \text{ V}$	1	208	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	.0 MHz, see fig. 5	-	9.6	-	nE
Output Compositoring	0		V _{DS} = 1.0 V, f = 1.0 MHz	-	1954	-	pF
Output Capacitance	C_{oss}	V _{GS} = 0 V V _{DS} = 400 V, f = 1.0 MHz		-	53	-	
Effective Output Capacitance	C _{oss} eff.		V _{DS} = 0 V to 400 V ^c	-	110	-	
Total Gate Charge	Q_g			-	-	51	
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V	$I_D = 11 \text{ A}, V_{DS} = 400 \text{ V}$ see fig. 6 and 13 ^b	-	-	12	nC
Gate-Drain Charge	Q _{gd}	1		-	-	23	
Turn-On Delay Time	t _{d(on)}			-	14	-	
Rise Time	t _r	V _{DD} = 250 V, I _D = 11 A		-	34	-	
Turn-Off Delay Time	t _{d(off)}	$R_G = 9.1 \Omega$, $R_D = 22 \Omega$, see fig. 10^b		-	32	-	ns
Fall Time	t _f	1		-	27	-	1
Internal Drain Inductance	L_{D}	Between lead 6 mm (0.25")	from	1	4.5	-	ъU
Internal Source Inductance	L _S	package and die contact	center of	-	7.5	-	- nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	11	A
Pulsed Diode Forward Current ^a	I _{SM}			ı	-	44	A
Body Diode Voltage	V_{SD}	T _J = 25 °C	C, I _S = 11 A, V _{GS} = 0 V ^b	ı	_	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _ 25 °C 1	- 11 A dl/dt - 100 A/ab	-	530	790	ns
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 11 \text{A}, \text{dI/dt} = 100 \text{A/µs}^{\text{b}}$		-	3.4	5.1	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-o			ninated b	y L _s and	L _D)

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
 b. Pulse width ≤ 300 µs; duty cycle ≤ 2 %.
 c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80% V_{DS}.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Fig. 1 - Typical Output Characteristics



V_{DS}, Drain-to-Source Voltage (V) Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms

Vishay Siliconix






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to-Source Voltage vs. **Avalanche Current**




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






Fig. 11 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91288.





TO-263AB (HIGH VOLTAGE)







	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
Е	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	ı
е	2.54	BSC	0.100 BSC	
Н	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	ı	0.066
L2	-	1.78	-	0.070
L3	0.25	BSC	0.010	BSC
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

Notes


- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





I²PAK (TO-262) (HIGH VOLTAGE)



	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	2.03	3.02	0.080	0.119
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065

	MILLIMETERS		INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D	8.38	9.65	0.330	0.380
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
е	2.54	BSC	0.100	BSC
L	13.46	14.10	0.530	0.555
L1	-	1.65	-	0.065
L2	3.56	3.71	0.140	0.146

Scale: None

ECN: S-82442-Rev. A, 27-Oct-08 DWG: 5977

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outmost extremes of the plastic body.
- 3. Thermal pad contour optional within dimension E, L1, D1, and E1.
- 4. Dimension b1 and c1 apply to base metal only.

Document Number: 91367 Revision: 27-Oct-08



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:

IRFSL11N50APBF IRFSL11N50A