

# Numonyx<sup>®</sup> Axcell™ P30-65nm Flash Memory

128-Mbit, 64-Mbit Single Bit per Cell (SBC)

# **Datasheet**

# **Product Features**

#### High Performance:

- 65ns initial access time for Easy BGA and QUAD+
- 75ns initial access time for TSOP
- 25ns 8-word asynchronous-page read mode
- 52MHz with zero WAIT states, 17ns clock-todata output synchronous-burst read mode
- 4-, 8-, 16- and continuous-word options for burst mode
- 1.8V Low Power buffered programming at 1.8MByte/s (Typ) using 256-word buffer
- Buffered Enhanced Factory Programming at 3.2MByte/s (typ) using 256-word buffer

# Architecture:

- Asymmetrically-blocked architecture
- Four 32-KByte parameter blocks: top or bottom configuration
- 128-KByte array blocks
- Blank Check to verify an erased block

### Voltage and Power:

- VCC (core) voltage: 1.7V 2.0VVCCQ (I/O) voltage: 1.7V 3.6V
- Standby current: 30μA(Typ)/55μA(Max)
- Continuous synchronous read current: 23mA (Typ)/28mA (Max) at 52MHz

### Enhanced Security:

- Absolute write protection: VPP = Vss
- Power-transition erase/program lockout
- Individual zero-latency block locking
- Individual block lock-down capability
- Password Access feature
- One-Time Programmable Register:
  - 64 OTP bits, programmed with unique information by Numonyx
  - 2112 OTP bits, available for customer programming

### Software:

- 20μs (Typ) program suspend
- 20µs (Typ) erase suspend
- Basic Command Set and Extended Function Interface (EFI) Command Set compatible
- Common Flash Interface capable

### Density and Packaging:

- 56-Lead TSOP (128-Mbit, 64-Mbit)
- 64-Ball Easy BGA (128-Mbit, 64-Mbit)
- 88-Ball QUAD+ Package (128-Mbit)
- 16-bit wide data bus

### Quality and Reliability:

- JESD47E Compliant
- Operating temperature: -40°C to +85°C
- Minimum 100,000 erase cycles
- 65nm process technology

Apr 2010 Order Number: 208033-02 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at <a href="http://www.numonyx.com">http://www.numonyx.com</a>.

Numonyx, the Numonyx logo, and Axcell are trademarks or registered trademarks of Numonyx , B.V. or its subsidiaries in other countries.

 ${}^{*}\mathrm{Other}$  names and brands may be claimed as the property of others.

Copyright © 2010, Numonyx, B.V., All Rights Reserved.

Datasheet
Apr 2010
Order Number: 208033-02

# **Contents**

1.0	1.1 Introduction		5
2.0	<ul><li>2.1 56-Lead TSOP</li><li>2.2 64-Ball Easy BGA Packa</li></ul>	ge1	7
3.0	<u>-</u>		
4.0	_		
5.0	5.1 Read - Asynchronous Most Standby	1 ode	16 17 17
6.0	6.1 Device Command Code		9
7.0	<ul><li>7.1 Read Array</li><li>7.2 Read Device Identifier.</li><li>7.3 Read CFI</li><li>7.4 Read Status Register</li></ul>		22 22 23 23
8.0	<ul> <li>8.1 Word Programming</li> <li>8.2 Buffered Programming</li> <li>8.3 Buffered Enhanced Factor</li> <li>8.4 Program Suspend</li> <li>8.5 Program Resume</li> </ul>		24 24 25 27 28
9.0	9.1 Block Erase		29 29 30 30
10.0	<ul><li>10.1 Block Locking</li><li>10.2 Selectable OTP Blocks.</li></ul>		31 33
11.0	11.1 Status Register (SR)		34

	11.3	One-Time Programmable (OTP) Registers4	10
12.0	Powe 12.1 12.2 12.3	Pr and Reset Specifications 4 Power-Up and Power-Down 4 Reset Specifications 4 Power Supply Decoupling 4	13 13
13.0	<b>Maxi</b> 13.1 13.2	num Ratings and Operating Conditions       4         Absolute Maximum Ratings       4         Operating Conditions       4	45
14.0	14.1 14.2		16
15.0	AC Ch 15.1 15.2 15.3 15.4 15.5	AC Test Conditions       4         AC Test Conditions       4         Capacitance       4         AC Read Specifications       5         AC Write Specifications       5         Program and Erase Characteristics       5	18 19 50 54
16.0	Orde	ring Information5	59
A	<b>Supp</b> A.1 A.2 A.3	Iemental Reference Information       6         Common Flash Interface       6         Flowcharts       7         Write State Machine       8	51 73
В	<b>Conv</b> o B.1 B.2	entions - Additional Documentation         8           Acronyms         8           Definitions and Terms         8	37
С	Revis	sion History8	39

# 1.0 Functional Description

# 1.1 Introduction

This document provides information about the Numonyx<sup>®</sup> Axcell™ P30-65nm Single Bit per Cell (SBC) Flash memory and describes its features, operations, and specifications.

P30-65nm SBC device is offered in 64-Mbit and 128-Mbit. Benefits include high-speed interface NOR device, and support for code and data storage. Features include high-performance synchronous-burst read mode, a dramatical improvement in buffer program time through larger buffer size, fast asynchronous access times, low power, flexible security options, and three industry-standard package choices.

P30-65nm SBC device is manufactured using 65nm process technology.

### 1.2 Overview

P30-65nm SBC device provides high performance on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage. Upon initial power-up or return from reset, the device defaults to asynchronous page-mode read. Configuring the Read Configuration Register (RCR) enables synchronous burst-mode reads. In synchronous burst mode, output data is synchronized with a user-supplied clock signal. A WAIT signal provides easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast buffer program and erase operations. The device features a 256-word buffer to enable optimum programming performance, which can improve system programming throughput time significantly to 1.8MByte/s.

Designed for low-voltage systems, the P30-65nm SBC device supports read operations with VCC at 1.8V, and erase and program operations with VPP at 1.8V or 9.0V. Buffered Enhanced Factory Programming provides the fastest flash array programming performance with VPP at 9.0V, which increases factory throughput with 3.2Mbyte/s. With VPP at 1.8V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when VPP  $\leq$  VPPLK.

The Command User Interface is the interface between the system processor and all internal operations of the device. An internal Write State Machine automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

A device command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations.


The OTP Register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. The P30-65nm SBC device adds enhanced protection via Password Access; this new feature allows write and/or read access protection of user-defined blocks. In addition, the P30-65nm SBC device also has backward-compatible One-Time Programmable (OTP) permanent block locking security feature.

 Datasheet
 Apr 2010

 5
 Order Number: 208033-02

# 1.3 Memory Map

Figure 1: P30-65nm SBC Memory Map (64-Mbit and 128-Mbit Densities)



Note:

A1 is the least significant address bit for TSOP and Easy BGA while A0 for the QUAD+ package. Unless otherwise indicated, for the purpose of brevity, this document will consolidate all discussions to A1 as the least significant Address bit.

### **Package Information** 2.0

#### 2.1 **56-Lead TSOP**

Figure 2: TSOP Mechanical Specifications




Table 1: TSOP Package Dimensions (Sheet 1 of 2)

Product Information	Symphol		Millimeters		Inches			
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	
Package Height	Α	-	-	1.200	-	-	0.047	
Standoff	A <sub>1</sub>	0.050	-	-	0.002	-	-	
Package Body Thickness	A <sub>2</sub>	0.965	0.995	1.025	0.038	0.039	0.040	
Lead Width	b	0.100	0.150	0.200	0.004	0.006	0.008	
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008	
Package Body Length	$D_1$	18.200	18.400	18.600	0.717	0.724	0.732	
Package Body Width	Е	13.800	14.000	14.200	0.543	0.551	0.559	
Lead Pitch	е	-	0.500	-	-	0.0197	-	
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795	
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028	

Table 1: **TSOP Package Dimensions (Sheet 2 of 2)** 


Product Information	Symbol		Millimeters		Inches			
Product Information	Syllibol	Min	Nom	Max	Min	Nom	Max	
Lead Count	N	-	56	-	-	56	-	
Lead Tip Angle	θ	0°	3°	5°	0°	3°	5°	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.004	
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014	

#### Notes:

- One dimple on package denotes Pin 1.
- 1. 2. 3. If two dimples, then the larger dimple denotes Pin 1.
  Pin 1 will always be in the upper left corner of the package, in reference to the product mark.

#### 2.2 64-Ball Easy BGA Package

Figure 3: Easy BGA Mechanical Specifications (10x13x1.2 mm)



Easy BGA Package Dimensions for 10x13x1.2 mm (Sheet 1 of 2) Table 2:

Product Information	Symbol		Millimeters	S	Inches			
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	
Package Height	Α	-	-	1.200	-	-	0.0472	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness	A2	-	0.780	-	-	0.0307	-	
Ball (Lead) Width	b	0.310	0.410	0.510	0.0120	0.0160	0.0200	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	

Datasheet 8 Apr 2010 Order Number: 208033-02

Table 2: Easy BGA Package Dimensions for 10x13x1.2 mm (Sheet 2 of 2)


Product Information	Cymphal	ı	Millimeters	5	Inches			
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	
Package Body Length	E	12.900	13.000	13.100	0.5079	0.5118	0.5157	
Pitch	е	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	N	-	64	-	-	64	-	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	
Corner to Ball A1 Distance Along E	S2	2.900	3.000	3.100	0.1142	0.1181	0.1220	

**Note:** Daisy Chain Evaluation Unit information is at Numonyx<sup>™</sup> Flash Memory Packaging Technology http://developer.Numonyx.com/design/flash/packtech.

Apr 2010 Order Number: 208033-02

#### 2.3 **QUAD+ SCSP Packages**

Figure 4: 128-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x10x1.2 mm)




Apr 2010 Datasheet Order Number: 208033-02

10

#### **Pinouts/Ballouts** 3.0

Figure 5: 56-Lead TSOP Pinout (64-Mbit and 128-Mbit Densities)



### Notes:

- 1. 2. 3.
- 4. 5.
- A1 is the least significant address bit.
  A23 is valid for 128-Mbit densities; otherwise, it is a no connect (NC).
  A22 is valid for 64-Mbit densities and above; otherwise, it is a no connect (NC).
  No Internal Connection on Pin 13; it may be driven or floated. For legacy 130nm designs, this pin can be tied to Vcc.
  One dimple on package denotes Pin 1 which will always be in the upper left corner of the package, in reference to the product mark.




Figure 6: 64-Ball Easy BGA Ballout (64-Mbit and 128-Mbit Densities)

### Notes:

- A1 is the least significant address bit.
- 1. 2.
- 3.
- A23 is valid for 128-Mbit densities; otherwise, it is a no connect.

  A22 is valid for 64-Mbit densities and above; otherwise, it is a no connect (NC).

  One dimple on package denotes Pin 1 which will always be in the upper left corner of the package, in reference to the 4. product mark.

Datasheet Apr 2010 Order Number: 208033-02

Pin 1 2 3 4 5 6 7 8 Depop Depop Depop Depop A18 A19 vss vcc VCC A21 A11 В A4 В REU REU **A5** RFU **VSS** CLK A22 A12 С С RFU D А3 A17 RFU VPP RFU Α9 A13 D RFU WP# ADV# Ε A2 Α7 A20 A10 A15 Е RFU RST# A6 WE# **A8** A14 A16 F G A0 DQ8 DQ2 DQ10 DQ5 DQ13 WAIT F2-CE# G RFU DQ14 Н DQ0 DQ1 DQ3 DQ12 DQ7 F2-OE# RFU F1-0E# DQ9 DQ11 DQ4 DQ6 DQ15 VCCQ RFU RFU F1-CE# RFU RFU vcc VCCQ RFU Κ VSS vss VCCQ vcc VSS vss VSS vss L Μ Depop Depop Depop Depop М 8 Top View - Ball Side Down Control Signals De-Populated Ball Address Reserved for Future Use Do Not Use Data

Figure 7: QUAD+ SCSP Ballout and Signals (128-Mbit)

# Notes:

- 1. 2. 3. 4.
- A22 is valid for 128-Mbit densities; otherwise, it is a no connect (NC).
  A21 is valid for 64-Mbit densities and above; otherwise, it is a no connect (NC).
  F2-CE# and F2-OE# are no connect (NC) for all densities.
  Unlike TSOP and Easy BGA, A0 is the least significant address bit for the QUAD+ package. Unless otherwise indicated, for the purpose of brevity, this document will consolidate all later discussions to A1 as the least significant Address bit.

Datasheet Apr 2010 Order Number: 208033-02 13

# 4.0 Signals

Table 3: TSOP and Easy BGA Signal Descriptions

Symbol	Туре	Name and Function
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 128-Mbit: A[23:1], 64-Mbit: A[22:1].
DQ[15:0]	Input/ Output	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during write cycles; outputs data during reads of memory, Status Register, OTP Register, and Read Configuration Register. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low.  WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
CE#	Input	CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state.  WARNING: Chip Enable must be high when device is not in use.
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.  WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
OE#	Input	<b>OUTPUT ENABLE:</b> Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.
RST#	Input	<b>RESET:</b> Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
WAIT	Output	<ul> <li>WAIT: Indicates data valid in synchronous array or non-array burst reads. RCR.10, (WT) determines its polarity when asserted. WAIT's active output is V<sub>OL</sub> or V<sub>OH</sub> when CE# and OE# are V<sub>IL</sub>. WAIT is high-Z if CE# or OE# is V<sub>IH</sub>.</li> <li>In synchronous array or non-array read modes, WAIT indicates in valid data when asserted and valid data when deasserted.</li> </ul>
WE#	Input	<ul> <li>In asynchronous page mode, and all write modes, WAIT is deasserted.</li> <li>WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.</li> </ul>
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.
		<b>ERASE AND PROGRAM POWER:</b> A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $VPP \leq V_{PPLK}$ . Block erase and program at invalid $VPP$ voltages should not be attempted.
VPP	Power/ Input	Set VPP = $V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the $V_{IH}$ level of VPP can be as low as $V_{PPL}$ min. VPP must remain above $V_{PPL}$ min to perform in-system flash modification. VPP may be 0 V during read operations.
		$V_{PPH}$ can be applied to array blocks for 1000 cycles maximum and to parameter blocks for 2500. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	<b>DEVICE CORE POWER SUPPLY:</b> Core (logic) source voltage. Writes to the flash array are inhibited when VCC $\leq$ V <sub>LKO</sub> . Operations at invalid VCC voltages should not be attempted.
VCCQ	Power	OUTPUT POWER SUPPLY: Output-driver source voltage.
VSS	Power	GROUND: Connect to system ground. Do not float any VSS connection.
RFU	_	<b>RESERVED FOR FUTURE USE:</b> Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Don't Use (DU) signal.
DU	_	DON'T USE: Do not connect to any other signal, or power supply; must be left floating.

Datasheet Apr 2010 14 Order Number: 208033-02

Table 4: QUAD+ SCSP Signal Descriptions

Symbol	Туре	Name and Function
A[MAX:0]	Input	ADDRESS INPUTS: Device address inputs. 128-Mbit: A[22:0].  Note: Unlike TSOP and Easy BGA, A0 is the least significant address bit for the QUAD+ package.  Unless otherwise indicated, for the purpose of brevity, this document will consolidate all discussions to A1 as the least significant Address bit.
DQ[15:0]	Input/ Output	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low.  WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.
F1-CE#	Input	Flash CHIP ENABLE: Active low input. F1-CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state.  WARNING: Chip enable must be driven high when device is not in use.
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.  WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.
F1-OE#	Input	OUTPUT ENABLE: Active low input. F1-OE# low enables the device's output data buffers during
RST#	Input	read cycles. F1-OE# high places the data outputs and WAIT in High-Z. <b>RESET:</b> Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.
WAIT	Output	<ul> <li>WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR.10, WT) determines its polarity when asserted. WAIT's active output is V<sub>OL</sub> or V<sub>OH</sub> when F1-CE# and F1-OE# are V<sub>IL</sub>. WAIT is high-Z if F1-CE# or F1-OE# is V<sub>IH</sub>.</li> <li>In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted.</li> <li>In asynchronous page mode, and all write modes, WAIT is deasserted.</li> </ul>
WE#	Input	<b>WRITE ENABLE:</b> Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.
VPP	Power/ Input	<b>ERASE AND PROGRAM POWER:</b> A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \leq V_{PPLK}$ . Block erase and program at invalid $V_{PP}$ voltages should not be attempted. Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the $V_{IH}$ level of $V_{PP}$ can be as low as $V_{PPL}$ min. $V_{PP}$ must remain above $V_{PPL}$ min to perform in-system flash modification. VPP may be 0 V during read operations. $V_{PPH}$ can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.
VCC	Power	<b>DEVICE CORE POWER SUPPLY:</b> Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \le V_{LKO}$ . Operations at invalid $V_{CC}$ voltages should not be attempted.
VCCQ	Power	OUTPUT POWER SUPPLY: Output-driver source voltage.
VSS	Power	GROUND: Connect to system ground. Do not float any VSS connection.
RFU	_	<b>RESERVED FOR FUTURE USE:</b> Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Do Not Use (DU) signal.
DU	<u> </u>	DO NOT USE: Do not connect to any other signal, or power supply; must be left floating.
		NO CONNECT: No internal connection; can be driven or floated.

Datasheet Apr 2010 15 Order Number: 208033-02

# 5.0 Bus Operations

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O bus.

Bus cycles to/from the P30-65nm SBC device conform to standard microprocessor bus operations. Table 5, "Bus Operations Summary" summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

**Table 5: Bus Operations Summary** 

Вι	ıs Operation	RST#	CLK	ADV#	CE#	OE#	WE#	WAIT	DQ[15:0]	Notes
Read	Asynchronous	V <sub>IH</sub>	Х	L	L	L	Н	Deasserted	Output	2
ricuu	Synchronous	$V_{\mathrm{IH}}$	Running	L	L	L	Н	Driven	Output	-
Write		$V_{\mathrm{IH}}$	Х	L	L	Н	L	High-Z	Input	1,2
Output	Disable	$V_{\mathrm{IH}}$	Х	Х	L	Н	Н	High-Z	High-Z	2
Stand	ру	$V_{\mathrm{IH}}$	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		V <sub>IL</sub>	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

#### Notes:

- Refer to the Table 7, "Command Bus Cycles" on page 21 for valid DQ[15:0] during a write operation.
- 2. X = Don't Care (H or L).
- 3. RST# must be at  $V_{SS} \pm 0.2V$  to meet the maximum specified power-down current.

# 5.1 Read - Asynchronous Mode

To perform an asynchronous page or single word read, an address is driven onto the address bus, and CE# is asserted. ADV# can be driven high to latch the address, or it must be held low throughout the read cycle. WE# and RST# must already have been deasserted. WAIT is set to a deasserted state during asynchronous page mode and single word mode as determined by RCR.10. CLK is not used for asynchronous page-mode reads, and is ignored. After OE# is asserted, the data is driven onto DQ[15:0] after an initial access time  $t_{\text{AVQV}}$  or  $t_{\text{GLQV}}$  delay. (See Table 25, "AC Read Specifications" on page 50).

#### Note:

If only asynchronous reads are to be performed, CLK should be tied to a valid  $V_{\rm IH}$  level, WAIT signal can be floated and ADV# must be tied to ground.

In asynchronous page mode, eight data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address on the Address bus is driven onto DQ[15:0] after the initial access delay. The lowest three address bits determine which word of the 8-word page is output from the data buffer at any given time.

Refer to the following waveforms for more detailed information: Figure 19, "Asynchronous Single-Word Read (ADV# Low)" on page 51, and Figure 20, "Asynchronous Single-Word Read (ADV# Latch)" on page 52, and Figure 21, "Asynchronous Page-Mode Read Timing" on page 52.

# 5.2 Read - Synchronous Mode

To perform a synchronous burst read on array or non-array, an initial address is driven onto the address bus, and CE# is asserted. WE# and RST# must already have been deasserted. ADV# is asserted, and then deasserted to latch the address. Alternately,

Datasheet Apr 2010 16 Order Number: 208033-02

ADV# can remain asserted throughout the burst access, in which case the address is latched on the next valid CLK edge while ADV# is asserted. Once OE# is asserted, the the first word is driven onto DQ[15:0] on the next valid CLK edge after initial access latency delay (see Section 11.2.2, "Latency Count (RCR[13:11])" on page 36). Subsequent data is output on valid CLK edges following a minimum delay  $T_{CHQV}$  (see Table 25, "AC Read Specifications" on page 50).

However, for a synchronous non-array read, the same word of data will be output on successive clock edges until the burst length requirements are satisfied.

The WAIT signal indicates data valid when the device is operating in synchronous mode (RCR.15=0). The WAIT signal is only "deasserted" when data is valid on the bus. When the device is operating in synchronous non-array read mode, such as read status, read ID, or read guery, the WAIT signal is also "deasserted" when data is valid on the bus.

WAIT behavior during synchronous non-array reads at the end of word line works correctly only on the first data access.

Refer to the following waveforms for more detailed information: Figure 22, "Synchronous Single-Word Array or Non-array Read Timing" on page 53, and Figure 23, "Continuous Burst Read, showing an Output Delay Timing" on page 53, and Figure 24, "Synchronous Burst-Mode Four-Word Read Timing" on page 54.

# 5.3 Write

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 7, "Command Bus Cycles" on page 21 shows the bus cycle sequence for each of the supported device commands, while Table 6, "Command Codes and Definitions" on page 19 describes each command. See Table 26, "AC Write Specifications" on page 54 for signal-timing details.

When the device is operating in write operations, WAIT is set to a deasserted state as determined by RCR.10.

Snoui

Note:

# 5.4 Output Disable

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a high-impedance (High-Z) state, WAIT is also placed in High-Z.

# 5.5 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current,  $I_{CCS}$ , is the average current measured over any 5ms time interval,  $5\mu s$  after CE# is deasserted. During standby, average current is measured over the same time interval  $5\mu s$  after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

Datasheet Apr 2010 17 Order Number: 208033-02

### 5.6 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Numonyx $^{\text{TM}}$  allow proper CPU initialization following a system reset through the use of the RST# input.

After initial power-up or reset, the device defaults to asynchronous Read Array mode, and the Status Register is set to 0x80.

When RST# is driven low (RST# asserted), the flash device enters reset mode. Then all internal circuits are de-energized, and the output drivers are placed in High-Z. If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid. A device reset also clears the Status Register. See Table 18, "Power and Reset" on page 43 for RST# timing detail.

When RST# is driven high (RST# deasserted), a minimum wait is required before the flash device is able to perform normal operations. Please consider  $T_{PHQV}$  (R5) and  $T_{PHWL}$  (W1) during system design. see Table 25, "AC Read Specifications" on page 50. and Section 26, "AC Write Specifications" on page 54. After this wake-up interval passes, normal operation is ready for execution.

Datasheet Apr 2010
18 Order Number: 208033-02

# 6.0 Command Set

# 6.1 Device Command Codes

The flash Command User Interface (CUI) provides access to device read, write, and erase operations. The CUI does not occupy an addressable memory location; it is part of the internal logic which allows the flash device to be controlled. The Write State Machine provides the management for its internal erase and program algorithms.

Commands are written to the CUI to control flash device operations. Table 6, "Command Codes and Definitions" describes all valid command codes.

For operations that involve multiple command cycles, the possibility exists that the subsequent command does not get issued in the proper sequence. When this happens, the CUI sets Status Register bits SR[5,4] to indicate a command sequence error.

Table 6: Command Codes and Definitions (Sheet 1 of 2)

Mode	Code	Device Mode	Description					
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].					
	0x70	Read Status Register	Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. SR data is output on DQ[7:0].					
Read	0x90	Read Device ID or Read Configuration Register (RCR)	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Configuration Register data, Block Lock status, or OTP Register data on DQ[15:0].					
	0x98	Read CFI	Places the device in Read Query mode. Subsequent reads output Common Flash Interface (CFI) information on DQ[7:0].					
	0×50	Clear Status Register	The WSM can only set SR error bits. The Clear Status Register command is used to clear the SR error bits.					
	0x40	Word Program Setup	First cycle of a 2-cycle programming command; prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.					
Write	0xE8	Buffered Program	This command loads a variable number of words up to the buffer size of 256 words onto the program buffer.					
	0xD0	Buffered Program Confirm	The confirm command is issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.					
	0x80	BEFP Setup	First cycle of a 2-cycle command; initiates the BEFP mode. The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.					
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.					
	0x20	Block Erase Setup	First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command.					
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During blockerase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads.					

Datasheet
Apr 2010
19
Order Number: 208033-02

Table 6: Command Codes and Definitions (Sheet 2 of 2)

Mode	Code	Device Mode	Description
Suspend	0xB0	Program or Erase Suspend	This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR.2 (program suspended) or SR.6 (erase suspended), along with SR.7 (ready). The WSM remains in the suspend mode regardless of control signal states (except for RST# asserted).
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.
	0x60	Block Lock Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes.
	0x01	Block Lock	If the previous command was Block Lock Setup (0x60), the addressed block is locked.
Protection	0xD0	Block Unlock	If the previous command was Block Lock Setup (0x60), the addressed block is unlocked. If the addressed block is in a lock-down state, the operation has no effect.
	0x2F	Block Lock-Down	If the previous command was Block Lock Setup (0x60), the addressed block is locked down.
	0xC0	OTP Register or Lock Register program setup	First cycle of a 2-cycle command; prepares the device for a OTP Register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm to program data into the OTP array.
	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration.
Configuration	0x03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[16:1] to the Read Configuration Register. Following a Configure RCR command, subsequent read operations access array data.
Blank Check	0xBC	Block Blank Check	First cycle of a 2-cycle command; initiates the Blank Check operation on a array block.
Bidlik Clicck	0xD0	Block Blank Check Confirm	Second cycle of blank check command sequence; it latches the block address and executes blank check on the array block.
EFI	0xEB	Extended Function Interface	This command is used in extended function interface. first cycle of a multiple-cycle command second cycle is a Sub-Op-Code, the data written on third cycle is one less than the word count; the allowable value on this cycle are 0 through 511. The subsequent cycles load data words into the program buffer at a specified address until word count is achieved.

# **6.2** Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the CUI. See Table 7, "Command Bus Cycles" on page 21. Several commands are used to modify array data including Word Program and Block Erase commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.

Datasheet Apr 2010 20 Order Number: 208033-02

Table 7: **Command Bus Cycles** 

Mada		Bus	F	irst Bus Cy	cle	;	Second Bus Cy	cle
Mode	Command	Cycles	Oper	Addr <sup>(1)</sup>	Data <sup>(2)</sup>	Oper	Addr <sup>(1)</sup>	Data <sup>(2)</sup>
	Read Array	1	Write	DnA	0xFF	-	-	-
	Read Device Identifier	≥ 2	Write	DnA	0x90	Read	DBA + IA	ID
Read	Read CFI	≥ 2	Write	DnA	0x98	Read	DBA + CFI-A	CFI-D
	Read Status Register	2	Write	DnA	0x70	Read	DnA	SRD
	Clear Status Register	1	Write	DnA	0x50	-	-	-
	Word Program	2	Write	WA	0x40	Write	WA	WD
_	Buffered Program <sup>(3)</sup>	> 2	Write	WA	0xE8	Write	WA	N - 1
Program	Buffered Enhanced Factory Program (BEFP) <sup>(4)</sup>	> 2	Write	WA	0x80	Write	WA	0xD0
Erase	Block Erase	2	Write	BA	0x20	Write	ВА	0xD0
Suspend	Program/Erase Suspend	1	Write	DnA	0xB0	-	-	-
Suspend	Program/Erase Resume	1	Write	DnA	0xD0	-	-	-
	Block Lock	2	Write	BA	0x60	Write	ВА	0x01
	Block Unlock	2	Write	BA	0x60	Write	ВА	0xD0
Protection	Block Lock-down	2	Write	BA	0x60	Write	ВА	0x2F
	Program OTP Register	2	Write	OTP-RA	0xC0	Write	OTP-RA	OTP-D
	Program Lock Register	2	Write	LRA	0xC0	Write	LRA	LRD
Configuration	Configure Read Configuration Register	2	Write	RCD	0x60	Write	RCD	0x03
Blank Check	Block Blank Check	2	Write	BA	0xBC	Write	ВА	D0
EFI	Extended Function Interface <sup>(5)</sup>	>2	Write	WA	0xEB	Write	WA	Sub-Op code

### Notes:

First command cycle address should be the same as the operation's target address.

DBA = Device Base Address.

DnA = Address within the device.

IA = Identification code address offset.

CFI-A = Read CFI address offset.

WA = Word address of memory location to be written.

BA = Address within the block.

OTP-RA = OTP Register address. LRA = Lock Register address.

RCD = Read Configuration Register data on A[16:1] for TSOP and BGA package; on A[15:0] for QUAD+ package.

ID = Identifier data. 2.

CFI-D = CFI data on DQ[15:0]. SRD = Status Register data.

WD = Word data.

N = Word count of data to be loaded into the write buffer.

OTP-D = OTP Register data.

LRD = Lock Register data.

The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This is followed by up to 256 words of data. Then the confirm command (0xD0) is issued, triggering the array programming 3. operation.

The confirm command (0xD0) is followed by the buffer data. 4.

The second cycle is a Sub-Op-Code, the data written on third cycle is N-1;  $1 \le N \le 256$ . The subsequent cycles load data 5. words into the program buffer at a specified address until word count is achieved. After the data words are loaded, the final cycle is the confirm cycle 0xD0).

Apr 2010 Datasheet Order Number: 208033-02

# 7.0 Read Operation

The device can be in any of four read states: Read Array, Read Identifier, Read Status or Read Query. Upon power-up or after a reset, the device defaults to Read Array mode. To change the read state, the appropriate read command must be written to the device (see Section 6.2, "Device Command Bus Cycles" on page 20). The following sections describe read-mode operations in detail.

In order to enable synchronous burst reads, the RCR must be configured. Please see Section 11.2, "Read Configuration Register (RCR)" on page 34 for RCR detail. Please refer to Section 5.1, "Read - Asynchronous Mode" on page 16 and Section 5.2, "Read - Synchronous Mode" on page 16 for bus operation detail. See Section 25, "AC Read Specifications" on page 50 for timing specification.

# 7.1 Read Array

Following a device power-up or reset, the device is set to Read Array mode. However, to perform array reads after any other device operation (e.g. write operation), the Read Array command must be issued in order to read from the flash memory array. Please refer to Section 5.1, "Read - Asynchronous Mode" on page 16 and Section 5.2, "Read - Synchronous Mode" on page 16 for bus operation detail. See Section 25, "AC Read Specifications" on page 50 for timing specification.

### 7.2 Read Device Identifier

The Read Device Identifier command instructs the device to output manufacturer code, device identifier code, block-lock status, OTP Register data, or Read Configuration Register data (see Section 6.2, "Device Command Bus Cycles" on page 20 for details on issuing the Read Device Identifier command). Table 8, "Device Identifier Information" on page 22 and Table 9, "Device ID codes" on page 23 show the address offsets and data values for this device.

Table 8: Device Identifier Information (Sheet 1 of 2)

Item	Address <sup>(1,2)</sup>	Data(x16)				
Manufacturer Code	0x00	0x89h				
Device ID Code	0x01	ID (See Table 9)				
Block Lock Configuration:		Lock Bit:				
Block Is Unlocked		DQ0 = 0b0				
Block Is Locked	$BBA^{(1)} + 0x02$	DQ0 = 0b1				
Block Is not Locked-Down		DQ1 = 0b0				
Block Is Locked-Down		DQ1 = 0b1				
Read Configuration Register	0x05	RCR Contents				
General Purpose Register <sup>(3)</sup>	DBA <sup>(2)</sup> + 0x07	GPR data				
Lock Register 0	0x80	PR-LK0				
64-bit Factory-Programmed OTP Register	0x81-0x84	Numonyx Factory OTP Register data				
64-bit User-Programmable OTP Register	0x85-0x88	User OTP Register data				

Datasheet Apr 2010 22 Order Number: 208033-02

Table 8: Device Identifier Information (Sheet 2 of 2)

Item	Address <sup>(1,2)</sup>	Data(x16)			
Lock Register 1	0x89	PR-LK1 OTP Register lock data			
128-bit User-Programmable OTP Registers	0x8A-0x109	User OTP Register data			

#### Notes:

- BBA = Block Base Address.
- 2. DBA = Device base Address, Numonyx reserves other configuration address locations.
- The GPR is used as read out register for Extended Function interface command.

Table 9: Device ID codes

ID Code Type	Device Density	Device Identifier Codes			
Top Boot	64-Mbit	8817			
тор воос	128-Mbit	8818			
Bottom Boot	64-Mbit	881A			
BOLLOITI BOOL	128-Mbit	881B			

### 7.3 Read CFI

The Read CFI command instructs the device to output Common Flash Interface data when read. See Figure 6.1, "Device Command Codes" on page 19. Section A.1, "Common Flash Interface" on page 61 shows CFI information and address offsets within the CFI database.

# 7.4 Read Status Register

To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. SRD is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device's status until another valid command is written (e.g. the Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, when reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update SRD.

The Device Ready Status bit (SR.7) provides overall status of the device. SR[6:1] present status and error information about the program, erase, suspend, VPP, and block-locked operations.

See Table 12, "Status Register Description" on page 34 for the description of the Status Register.

# **7.5** Clear Status Register

The Clear Status Register command clears the Status Register. It functions independent of VPP. The WSM sets and clears SR.7, but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

Datasheet
Apr 2010
23
Order Number: 208033-02

#### 8.0 **Program Operation**

The device supports three programming methods: Word Programming (40h/10h), Buffered Programming (E8h, D0h), and Buffered Enhanced Factory Programming (80h, D0h). The following sections describe device programming in detail.

Successful programming requires the addressed block to be unlocked. If the block is locked down, WP# must be deasserted and the block must be unlocked before attempting to program the block. Attempting to program a locked block causes a program error (SR[4,1] set) and termination of the operation. See Section 10.0, "Security" on page 31 for details on locking and unlocking blocks.

#### 8.1 **Word Programming**

Word programming operations are initiated by writing the Word Program Setup command to the device. This is followed by a second write to the device with the address and data to be programmed. The device outputs Status Register data when read. See Figure 32, "Word Program Flowchart" on page 73. VPP must be above VppI K, and within the specified  $V_{PPI}$  min/max values.

During programming, the WSM executes a sequence of internally-timed events that program the desired data bits at the addressed location, and verifies that the bits are sufficiently programmed. Programming the flash memory array changes "ones" to "zeros". Memory array bits that are zeros can be changed to ones only by erasing the block.

The Status Register can be examined for programming progress and errors by reading at any address. The device remains in the Read Status Register state until another command is written to the device.

Status Register bit SR.7 indicates the programming status while the sequence executes. Commands that can be issued to the device during programming are Read Status Register, Read Device Identifier, Read CFI, and Read Array (this returns unknown data).

When programming has finished, Status Register bit SR.4 (when set) indicates a programming failure. If SR.3 is set, the WSM could not perform the word programming operation because VPP was outside of its acceptable limits. If SR.1 is set, the word programming operation attempted to program a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow, when word programming has completed.

#### 8.2 **Buffered Programming**

The device features a 256-word buffer to enable optimum programming performance. For Buffered Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed into the flash memory array in buffer-size increments. This can improve system programming performance significantly over non-buffered programming. (see Figure 35, "Buffer Program Flowchart" on page 76).

When the Buffered Programming Setup command is issued, Status Register information is updated and reflects the availability of the buffer. SR.7 indicates buffer availability: if set, the buffer is available; if cleared, the buffer is not available.

Note: The device defaults to output SR data after the Buffered Programming Setup Command (E8h) is issued. CE# or OE# must be toggled to update Status Register. Don't issue the

Apr 2010 Datasheet Order Number: 208033-02 Read SR command (70h), which would be interpreted by the internal state machines as Buffer Word Count.

On the next write, a word count is written to the device at the buffer address. This tells the device how many data words will be written to the buffer, up to the maximum size of the buffer.

On the next write, a device start address is given along with the first data to be written to the flash memory array. Subsequent writes provide additional device addresses and data. All data addresses must lie within the start address plus the word count. Optimum programming performance and lower power usage are obtained by aligning the starting address at the beginning of a 256-word boundary (A[8:1] = 0x00).

Note:

If a misaligned address range is issued during buffered programming, the program region must also be within an 256-word aligned boundary.

After the last data is written to the buffer, the Buffered Programming Confirm command must be issued to the original block address. The WSM begins to program buffer contents to the flash memory array. If an error occurs while writing to the array, the device stops programming, and SR[7,4] are set, indicating a programming failure.

When Buffered Programming has completed, additional buffer writes can be initiated by issuing another Buffered Programming Setup command and repeating the buffered program sequence. Buffered programming may be performed with VPP =  $V_{PPL}$  or  $V_{PPH}$  (see Section 13.2, "Operating Conditions" on page 45 for limitations when operating the device with VPP =  $V_{PPH}$ ).

If an attempt is made to program past an erase-block boundary using the Buffered Program command, the device aborts the operation. This generates a command sequence error, and SR[5,4] are set.

If Buffered programming is attempted while VPP is at or below V<sub>PPLK</sub>, SR[4,3] are set. If any errors are detected that have set Status Register bits, the Status Register should be cleared using the Clear Status Register command.

#### 8.3 **Buffered Enhanced Factory Programming**

Buffered Enhanced Factory Programing (BEFP) speeds up the flash programming perforamnce. The enhanced programming algorithm used in BEFP eliminates traditional programming elements that drive up overhead in device programmer systems.

BEFP consists of three phases: Setup, Program/Verify, and Exit (see Figure 37, "BEFP Flowchart" on page 78). It uses a write buffer to spread up the program performance across 256 data words. Verification occurs in the same phase as programming to accurately program the flash memory cell to the correct bit state.

A single two-cycle command sequence programs the entire block of data. This enhancement eliminates three write cycles per buffer: two commands and the word count for each set of 256 data words. Host programmer bus cycles fill the device's write buffer followed by a status check. SR.0 indicates when data from the buffer has been programmed into sequential flash memory array locations.

Following the buffer-to-flash array programming sequence, the Write State Machine (WSM) increments internal addressing to automatically select the next 256-word array boundary. This aspect of BEFP saves host programming equipment the address-bus setup overhead.

With adequate continuity testing, programming equipment can rely on the WSM's internal verification to ensure that the device has programmed properly. This eliminates the external post-program verification and its associated overhead.

# 8.3.1 BEFP Requirements and Considerations

**Table 10: BEFP Requirements** 

Parameter/Issue	Requirement	Notes
Case Temperature	$T_{C} = 30^{\circ}C \pm 10^{\circ}C$	-
VCC	Nominal Vcc	-
VPP	Driven to V <sub>PPH</sub>	-
Setup and Confirm	Target block must be unlocked before issuing the BEFP Setup and Confirm commands.	-
Programming	The first-word address (WA0) of the block to be programmed must be held constant from the setup phase through all data streaming into the target block, until transition to the exit phase is desired.	-
Buffer Alignment	WAO must align with the start of an array buffer boundary.	1

**Note:** Word buffer boundaries in the array are determined by A[8:1] (0x00 through 0xFF). The alignment start point is A[8:1] = 0x000.

Table 11: BEFP Considerations

Parameter/Issue	Requirement				
Cycling	For optimum performance, cycling must be limited below 50 erase cycles per block.	1			
Programming blocks	BEFP programs one block at a time; all buffer data must fall within a single block.	2			
Suspend	BEFP cannot be suspended.	-			
Programming the flash memory array	Programming to the flash memory array can occur only when the buffer is full.	3			

#### Notes:

- Some degradation in performance may occur is this limit is exceeded, but the internal algorithm continues to work properly.
- 2. If the internal address counter increments beyond the block's maximum address, addressing wraps around to the beginning of the block.
- 3. If the number of words is less than 256, remaining locations must be filled with 0xFFFF.

### 8.3.2 BEFP Setup Phase

After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR.7 (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before checking SR.7 is required to allow the WSM enough time to perform all of its setups and checks (Block-Lock status, VPP level, etc.). If an error is detected, SR.4 is set and BEFP operation terminates. If the block was found to be locked, SR.1 is also set. SR.3 is set if the error occurred due to an incorrect VPP level.

Note:

Reading from the device after the BEFP Setup and Confirm command sequence outputs Status Register data. Do not issue the Read Status Register command; it will be interpreted as data to be loaded into the buffer.

# 8.3.3 BEFP Program/Verify Phase

After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to determine the availability of the write buffer for data streaming. SR.7 cleared indicates the device is busy and the BEFP program/verify phase is activated. SR.0 indicates the write buffer is available.

Datasheet Apr 2010 26 Order Number: 208033-02

Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer data programming to the array. For BEFP, the count value for buffer loading is always the maximum buffer size of 256 words. During the buffer-loading sequence, data is stored to sequential buffer locations starting at address 0x00. Programming of the buffer contents to the flash memory array starts as soon as the buffer is full. If the number of words is less than 256, the remaining buffer locations must be filled with 0xFFFF.

#### Caution:

The buffer must be completely filled for programming to occur. Supplying an address outside of the current block's range during a buffer-fill sequence causes the algorithm to exit immediately. Any data previously loaded into the buffer during the fill cycle is not programmed into the array.

The starting address for data entry must be buffer size aligned, if not the BEFP algorithm will be aborted and the program fails and (SR.4) flag will be set.

Data words from the write buffer are directed to sequential memory locations in the flash memory array; programming continues from where the previous buffer sequence ended. The host programming system must poll SR.0 to determine when the buffer program sequence completes. SR.0 cleared indicates that all buffer data has been transferred to the flash array; SR.0 set indicates that the buffer is not available yet for the next fill cycle. The host system may check full status for errors at any time, but it is only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write cycles should be issued to the device until SR.0 = 0 and the device is ready for the next buffer fill.

#### Note:

Any spurious writes are ignored after a buffer fill operation and when internal program is proceeding.

The host programming system continues the BEFP algorithm by providing the next group of data words to be written to the buffer. Alternatively, it can terminate this phase by changing the block address to one outside of the current block's range.

The Program/Verify phase concludes when the programmer writes to a different block address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the device enters the BEFP Exit phase.

### 8.3.4 BEFP Exit Phase

When SR.7 is set, the device has returned to normal operating conditions. A full status check should be performed at this time to ensure the entire block programmed successfully. When exiting the BEFP algorithm with a block address change, the read mode will not change. After BEFP exit, any valid command can be issued to the device.

# 8.4 Program Suspend

Issuing the Program Suspend command while programming suspends the programming operation. This allows data to be accessed from the device other than the one being programmed. The Program Suspend command can be issued to any device address. A program operation can be suspended to perform reads only. Additionally, a program operation that is running during an erase suspend can be suspended to perform a read operation (see Figure 36, "Program Suspend/Resume Flowchart" on page 77).

When a programming operation is executing, issuing the Program Suspend command requests the WSM to suspend the programming algorithm at predetermined points. The device continues to output Status Register data after the Program Suspend command is issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in Section 15.5, "Program and Erase Characteristics" on page 58.

To read data from the device, the Read Array command must be issued. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Program Resume are valid commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing active current. VPP must remain at its programming level, and WP# must remain unchanged while in program suspend. If RST# is asserted, the device is reset.


# 8.5 Program Resume

The Resume command instructs the device to continue programming, and automatically clears Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 33, "Program Suspend/Resume Flowchart" on page 74).

# 8.6 Program Protection

When VPP =  $V_{\rm IL}$ , absolute hardware write protection is provided for all device blocks. If VPP is at or below  $V_{\rm PPLK}$ , programming operations halt and SR.3 is set indicating a VPP-level error. Block Lock Registers are not affected by the voltage level on VPP; they may still be programmed and read, even if VPP is less than  $V_{\rm PPLK}$ .

Figure 8: Example VPP Supply Connections



Datasheet Apr 2010 28 Order Number: 208033-02

# 9.0 Erase Operation

Flash erasing is performed on a block basis. An entire block is erased each time an erase command sequence is issued, and only one block is erased at a time. When a block is erased, all bits within that block read as logical ones. The following sections describe block erase operations in detail.

### 9.1 Block Erase

Block erase operations are initiated by writing the Block Erase Setup command to the address of the block to be erased (see Section 6.2, "Device Command Bus Cycles" on page 20). Next, the Block Erase Confirm command is written to the address of the block to be erased. If the device is placed in standby (CE# deasserted) during an erase operation, the device completes the erase operation before entering standby. VPP must be above  $V_{PPLK}$  and the block must be unlocked (see Figure 38, "Block Erase Flowchart" on page 79).

During a block erase, the WSM executes a sequence of internally-timed events that conditions, erases, and verifies all bits within the block. Erasing the flash memory array changes "zeros" to "ones". Memory block array data that are ones can be changed to zeros by programming block.

The Status Register can be examined for block erase progress and errors by reading any address. The device remains in the Read Status Register state until another command is written. SR.0 indicates whether the addressed block is erasing. Status Register bit SR.7 is set upon erase completion.

Status Register bit SR.7 indicates block erase status while the sequence executes. When the erase operation has finished, Status Register bit SR.5 indicates an erase failure if set. SR.3 set would indicate that the WSM could not perform the erase operation because VPP was outside of its acceptable limits. SR.1 set indicates that the erase operation attempted to erase a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow once the block erase operation has completed.

# 9.2 Blank Check

The Blank Check operation determines whether a specified array block is blank (i.e. completely erased). Without Blank Check, Block Erase would be the only other way to ensure a block is completely erased. Blank Check is especially useful in the case of erase operation interrupted by a power loss event.

Blank check can apply to only one block at a time, and no operations other than Status Register Reads are allowed during Blank Check (e.g. reading array data, program, erase etc). Suspend and resume operations are not supported during Blank Check, nor is Blank Check supported during any suspended operations.

Blank Check operations are initiated by writing the Block Blank Check command to the block address. Next, the Blank Check Confirm command is issued along with the same block address. When a successful command sequence is entered, the device automatically enters the Read Status State. The WSM then reads the entire specified block, and determines whether any bit in the block is programmed or over-erased.

The Status Register can be examined for Blank Check progress and errors by reading any address within the block being accessed. During a blank check operation, the Status Register indicates a busy status (SR.7 = 0). Upon completion, the Status

Apr 2010 29 Order Number: 208033-02 Register indicates a ready status (SR.7 = 1). The Status Register should be checked for any errors, and then cleared. If the Blank Check operation fails, which means the block is not completely erased, the Status Register bit SR.5 will be set ( $^{\circ}1''$ ). CE# or OE# toggle (during polling) updates the Status Register.

After examining the Status Register, it should be cleared by the Clear Status Register command before issuing a new command. The device remains in Status Register Mode until another command is written to the device. Any command can follow once the Blank Check command is complete.

# 9.3 Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation. This allows data to be accessed from memory locations other than the one being erased. The Erase Suspend command can be issued to any device address. A block erase operation can be suspended to perform a word or buffer program operation, or a read operation within any block except the block that is erase suspended (see Figure 34, "Erase Suspend/Resume Flowchart" on page 75).

When a block erase operation is executing, issuing the Erase Suspend command requests the WSM to suspend the erase algorithm at predetermined points. The device continues to output Status Register data after the Erase Suspend command is issued. Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is specified in Section 15.5, "Program and Erase Characteristics" on page 58.

To read data from the device (other than an erase-suspended block), the Read Array command must be issued. During Erase Suspend, a Program command can be issued to any block other than the erase-suspended block. Block erase cannot resume until program operations initiated during erase suspend complete. Read Array, Read Status Register, Read Device Identifier, Read CFI, and Erase Resume are valid commands during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend, Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing active current. VPP must remain at a valid level, and WP# must remain unchanged while in erase suspend. If RST# is asserted, the device is reset.

### 9.4 Erase Resume

The Erase Resume command instructs the device to continue erasing, and automatically clears SR[7,6]. This command can be written to any address. If Status Register error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted.

### 9.5 Erase Protection

When VPP =  $V_{IL}$ , absolute hardware erase protection is provided for all device blocks. If VPP  $\leq$   $V_{PPLK}$ , erase operations halt and SR.3 is set indicating a VPP-level error.

Datasheet
Apr 2010
30
Order Number: 208033-02

#### 10.0 Security

The device features security modes used to protect the information stored in the flash memory array. The following sections describe each security mode in detail.

#### 10.1 **Block Locking**

Individual instant block locking is used to protect user code and/or data within the flash memory array. All blocks power up in a locked state to protect array data from being altered during power transitions. Any block can be locked or unlocked with no latency. Locked blocks cannot be programmed or erased; they can only be read.

Software-controlled security is implemented using the Block Lock and Block Unlock commands. Hardware-controlled security can be implemented using the Block Lock-Down command along with asserting WP#. Also, VPP data security can be used to inhibit program and erase operations (see Section 8.6, "Program Protection" on page 28 and Section 9.5, "Erase Protection" on page 30).

#### 10.1.1 **Lock Block**

To lock a block, issue the Block Lock Setup command. The next command must be the Block Lock command issued to the desired block's address (see Section 6.2, "Device Command Bus Cycles" on page 20 and Figure 39, "Block Lock Operations Flowchart" on page 80). If the Configure Read Configuration Register command is issued after the Block Lock Setup command, the device configures the RCR instead.

Block lock and unlock operations are not affected by the voltage level on VPP. The block lock bits may be modified and/or read even if VPP is at or below V<sub>PPI K</sub>.

#### 10.1.2 **Unlock Block**

The Block Unlock command is used to unlock blocks (see Section 6.2, "Device Command Bus Cycles" on page 20). Unlocked blocks can be read, programmed, and erased. Unlocked blocks return to a locked state when the device is reset or powered down. If a block is in a lock-down state, WP# must be deasserted before it can be unlocked (see Figure 9, "Block Locking State Diagram" on page 32).

#### 10.1.3 **Lock-Down Block**

A locked or unlocked block can be locked-down by writing the Block Lock-Down command sequence (see Section 6.2, "Device Command Bus Cycles" on page 20). Blocks in a lock-down state cannot be programmed or erased; they can only be read. However, unlike locked blocks, their locked state cannot be changed by software commands alone. A locked-down block can only be unlocked by issuing the Block Unlock command with WP# deasserted. To return an unlocked block to locked-down state, a Block Lock-Down command must be issued prior to changing WP# to V<sub>II</sub>. Locked-down blocks revert to the locked state upon reset or power up the device (see Figure 9, "Block Locking State Diagram" on page 32).

#### 10.1.4 **Block Lock Status**

The Read Device Identifier command is used to determine a block's lock status (see Section 7.2, "Read Device Identifier" on page 22). Data bits DQ[1:0] display the addressed block's lock status; DQ0 is the addressed block's lock bit, while DQ1 is the addressed block's lock-down bit.

Apr 2010 Datasheet




Figure 9: Block Locking State Diagram

Note: LK: Lock Setup Command, 60h; LK/D0h: Unlock Command; LK/01h: Lock Command; LK/2Fh: Lock-Down Command.

### 10.1.5 Block Locking During Suspend

Block lock and unlock changes can be performed during an erase suspend. To change block locking during an erase operation, first issue the Erase Suspend command. Monitor the Status Register until SR.7 and SR.6 are set, indicating the device is suspended and ready to accept another command.

Next, write the desired lock command sequence to a block, which changes the lock state of that block. After completing block lock or unlock operations, resume the erase operation using the Erase Resume command.

Note:

A Lock Block Setup command followed by any command other than Lock Block, Unlock Block, or Lock-Down Block produces a command sequence error and set Status Register bits SR.4 and SR.5. If a command sequence error occurs during an erase suspend, SR.4 and SR.5 remains set, even after the erase operation is resumed. Unless the Status Register is cleared using the Clear Status Register command before resuming the erase operation, possible erase errors may be masked by the command sequence error.

If a block is locked or locked-down during an erase suspend of the *same* block, the lock status bits change immediately. However, the erase operation completes when it is resumed. Block lock operations cannot occur during a program suspend. See Appendix A, "Write State Machine" on page 83, which shows valid commands during an erase suspend.

Datasheet
Apr 2010
32
Order Number: 208033-02

# 10.2 Selectable OTP Blocks

P30-65nm SBC device is backward-compatible with the OTP permanent block lock security feature of the legacy P30-130nm device. Blocks from the main array can be optionally configured as OTP. Ask your local Numonyx Sales representative for details about these selectable OTP implementations.

# 10.3 Password Access

The Password Access is a security enhancement offered on the P30-65nm SBC device. This feature protects information stored in array blocks by preventing content alteration or reads until a valid 64-bit password is received. The Password Access may be combined with Flexible block blocking to create a multi-tiered solution.

Please contact representative Numonyx Sales for further details concerning the Password Access.

Datasheet
Apr 2010
33
Order Number: 208033-02

# 11.0 Register

When non-array reads are performed in asynchronous page mode only the first data is valid and all subsequent data are undefined. When a non-array read operation occurs as synchronous burst mode, the same word of data requested will be output on successive clock edges until the burst length requirements are satisfied.

# 11.1 Status Register (SR)

The Status Register provides the ready/busy information of the device, as well as the error information about the program, erase, VPP and block-locked operations. please refer to Section 7.4, "Read Status Register" on page 23 and Section 7.5, "Clear Status Register" on page 23 for detail operations.

**Table 12: Status Register Description** 

Status Register (SR) Default Value = 0										
Device Ready Status	Erase Suspend Status <sup>1</sup>	Erase Status	Program Status		VPP Status	Program Suspend Status	Block-Locked Status	BEFP Write Status		
DRS	ESS	ES	F	PS	VPPS	PSS	BLS	BWS		
7	6	5	,	4	3	2	1	0		
Bit	Name	e				Description				
7	Device Ready Stat	us			sy; program or e ady; SR[6:1] are	rase cycle in prog valid.	ress; SR.0 valid.			
6 Erase Suspend Status			0 = Erase suspend not in effect. 1 = Erase suspend in effect.							
5	Erase Status		SR.5	SR.4	Description					
4	Program Status	Command Sequence Error	0 0 1 1	0 1 0 1	Program error - Erase error - op	rase operation successful. r - operation aborted. operation aborted. quence error - command aborted.				
I 3 I VPP Status				0 = VPP within acceptable limits during program or erase operation. 1 = VPP $\leq$ V <sub>PPLK</sub> during program or erase operation.						
I 2 I Program Suspend Status I 3				= Program suspend not in effect. = Program suspend in effect.						
1	1 I Block-I ocked Status				0 = Block not locked during program or erase. 1 = Block locked during program or erase; operation aborted.					
0 BEFP Write Status <sup>2</sup> buffer: 0 = BEF			uffered Er P comple P in-prog	ete.	Programming (BEI	FP) data is loade	d into the			

<sup>1.</sup> Always clear the Status Register before resuming erase operations afer an Erase Suspend command; this prevents ambiguity in Status Register information. For example, if a command sequence error occurs during an erase suspend state, the Status Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible errors during the erase operation cannot be deteted via the Status Register because it contains the previous error status.

# 11.2 Read Configuration Register (RCR)

The RCR is a 16-bit read/write register used to select bus-read mode (synchronous or asynchronous), and to configure synchronous burst read characteristics of the device. To modify RCR settings, use the Configure Read Configuration Register command (see Section 6.2, "Device Command Bus Cycles" on page 20).

Datasheet Apr 2010 34 Order Number: 208033-02

<sup>2.</sup> BEFP mode is only valid in array.

RCR contents can be examined using the Read Device Identifier command, and then reading from offset 0x05 (see Section 7.2, "Read Device Identifier" on page 22).

Upon power-up or exit from reset, the RCR defaults to asynchronous mode.

The RCR is shown in Table 13. The following sections describe each RCR bit function.

**Table 13: Read Configuration Register Description** 

Read C	ead Configuration Register (RCR)															
Read Mode	RES	ES Latency Count			WAIT Polarity	Data Output Config	WAIT Delay	Burst Seq	CLK Edge	RES	RES	Burst Wrap	Burst Length			า
RM	R		LC[3:0]		WP	DOC	WD	BS	CE	R	R	BW	BL[2:0]			
15	14	13	12	11	10	9	8	7	6	5	4	3	2		L	0
Bit		Na	me						Descr	iption						
15	Read N	ode (F	RM)		0 = Synchronous burst-mode read 1 = Asynchronous page-mode read (default)											
14	Reserv	ed (R)			Set to 0.	This bit ca	annot be	altered b	y custo	mer.						
13:11	Latency Count (LC[2:0])			0])	000 = Code 0 reserved 001 = Code 1 reserved 010 = Code 2 011 = Code 3 100 = Code 4 101 = Code 5 110 = Code 6 111 = Code 7(default)											
10	WAIT Polarity (WP)				0 =WAIT signal is active low 1 =WAIT signal is active high (default)											
9	Data Output Configuration (DOC)			ation	0 =Data held for a 1-clock data cycle 1 =Data held for a 2-clock data cycle (default)											
8	WAIT Delay (WD)				0 =WAIT deasserted with valid data 1 =WAIT deasserted one data cycle before valid data (default)											
7	Burst Sequence (BS)				0 =Reserved 1 =Linear (default)											
6	Clock Edge (CE)				0 = Falling edge 1 = Rising edge (default)											
5:4	Reserved (R)				Set to 0. This bit cannot be altered by customer.											
3	Burst \	Wrap (E	BW)		0 =Wrap; 1 =No Wr	0 =Wrap; Burst accesses wrap within burst length set by BL[2:0] 1 =No Wrap; Burst accesses do not wrap within burst length (default)										
2:0	Burst Length (BL[2:0])  Burst Length (BL[2:0])  001 =4-word 010 =8-word 011 =16-word 111 =Continu (Other bit set					ord burst word burst ntinuous-v	st vord burs	•	lt)							

# 11.2.1 Read Mode (RCR.15)

The Read Mode (RM) bit selects synchronous burst-mode or asynchronous page-mode operation for the device. When the RM bit is set, asynchronous page mode is selected (default). When RM is cleared, synchronous burst mode is selected.


Datasheet Apr 2010 35 Order Number: 208033-02

# 11.2.2 Latency Count (RCR[13:11])

The Latency Count (LC) bits tell the device how many clock cycles must elapse from the rising edge of ADV# (or from the first valid clock edge after ADV# is asserted) until the first valid data word is driven onto DQ[15:0]. The input clock frequency is used to determine this value and Figure 10 shows the data output latency for the different settings of LC. The maximum Latency Count for P30-65nm SBC device would be Code 4 based on the Max clock frequency specification of 52MHz, and there will be zero WAIT States when bursting within the word line. Please also refer to Section 11.2.3, "End of Word Line (EOWL) Considerations" on page 37 for more information on EOWL.

Refer to Table 14, "LC and Frequency Support" on page 36 for Latency Code Settings.

Figure 10: First-Access Latency Count



**Table 14: LC and Frequency Support** 

Latency Count Settings	Frequency Support (MHz)					
3	≤ 40					
4	≤ 52					




Figure 11: Example Latency Count Setting Using Code 3

## 11.2.3 End of Word Line (EOWL) Considerations

The delay may occur when a burst sequence access crosses a 8-word boundary. That is, A[3:1] of start address does not equal 0x0. Figure 12, "End of Wordline Timing Diagram" on page 37 illustrates the end of wordline WAIT state(s), which occur after the first 8-word boundary is reached. The number of data words and the number of WAIT states is summarized in Table 15, "End of Wordline Data and WAIT state Comparison" on page 38 for both P30-130nm and P30-65nm SBC devices.




Figure 12: End of Wordline Timing Diagram

Datasheet

Table 15: End of Wordline Data and WAIT state Comparison

Latency Count	P30-1	.30nm	P30-65nm SBC			
Latency Count	Data States WAIT States		Data States	WAIT States		
1	Not Supported	Not Supported	Not Supported	Not Supported		
2	4	0 to 1	Not Supported	Not Supported		
3	4	0 to 2	8	0 to 2		
4	4	0 to 3	8	0 to 3		
5	4	0 to 4	8	0 to 4		
6	4	0 to 5	8	0 to 5		
7	4	0 to 6	8	0 to 6		

## 11.2.4 WAIT Polarity (RCR.10)

The WAIT Polarity bit (WP), RCR.10 determines the asserted level ( $V_{OH}$  or  $V_{OL}$ ) of WAIT. When WP is set, WAIT is asserted high. When WP is cleared, WAIT is asserted low (default). WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted, RST# deasserted).

**Table 16: WAIT Functionality Table** 

Condition	WAIT	Notes
CE# = `1', OE# = `X' or CE# = `0', OE# = `1'	High-Z	1
CE# ='0', OE# = '0'	Active	1
Synchronous Array Reads	Active	1
Synchronous Non-Array Reads	Active	1
All Asynchronous Reads	Deasserted	1
All Writes	High-Z	1,2

## Notes:

- 1. **Active:** WAIT is asserted until data becomes valid, then deasserts.
- 2. When  $OE# = V_{IH}$  during writes, WAIT = High-Z.

## 11.2.5 Data Output Configuration (RCR.9)

The Data Output Configuration (DOC) bit, RCR.9 determines whether a data word remains valid on the data bus for one or two clock cycles. This period of time is called the "data cycle". When DOC is set, output data is held for two clocks (default). When DOC is cleared, output data is held for one clock (see Figure 13, "Data Hold Timing" on page 39). The processor's data setup time and the flash memory's clock-to-data output delay should be considered when determining whether to hold output data for one or two clocks. A method for determining the Data Hold configuration is shown below:

To set the device at one clock data hold for subsequent reads, the following condition must be satisfied:

# $t_{CHQV (ns)} + t_{DATA} (ns) \le One CLK Period (ns)$

 $t_{DATA}$  = Data set up to Clock (defined by CPU)


For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming  $t_{CHQV} = 20$  ns and  $t_{DATA} = 4$  ns. Applying these values to the formula above:

20 ns + 4 ns  $\leq$  25 ns

The equation is satisfied and data will be available at every clock period with data hold setting at one clock. If  $t_{CHQV\,(ns)} + t_{DATA}\,(ns) > One$  CLK Period (ns), data hold setting of 2 clock periods must be used.

Datasheet Apr 2010 38 Order Number: 208033-02

Figure 13: Data Hold Timing



## 11.2.6 WAIT Delay (RCR.8)

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during synchronous burst reads. WAIT can be asserted either during or one data cycle before valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle before valid data (default). When WD is cleared, WAIT is deasserted during valid data.

## 11.2.7 Burst Sequence (RCR.7)

The Burst Sequence (BS) bit selects linear-burst sequence (default). Only linear-burst sequence is supported. Table 17 shows the synchronous burst sequence for all burst lengths, as well as the effect of the Burst Wrap (BW) setting.

Table 17: Burst Sequence Word Ordering (Sheet 1 of 2)

Start	Burst		Burst Addressing	Sequence (DEC)	
Addr. (DEC)	Wrap (RCR.3)	4-Word Burst (BL[2:0] = 0b001)	8-Word Burst (BL[2:0] = 0b010)	16-Word Burst (BL[2:0] = 0b011)	Continuous Burst (BL[2:0] = 0b111)
0	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	0	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-515-0	1-2-3-4-5-6-7
2	0	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1	2-3-4-5-6-7-8
3	0	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-715-0-1-2	3-4-5-6-7-8-9
4	0		4-5-6-7-0-1-2-3	4-5-6-7-815-0-1-2-3	4-5-6-7-8-9-10
5	0		5-6-7-0-1-2-3-4	5-6-7-8-915-0-1-2-3- 4	5-6-7-8-9-10-11
6	0		6-7-0-1-2-3-4-5	6-7-8-9-1015-0-1-2- 3-4-5	6-7-8-9-10-11-12
7	0		7-0-1-2-3-4-5-6	7-8-9-1015-0-1-2-3- 4-5-6	7-8-9-10-11-12-13
:	:	:	:	:	:
14	0			14-15-0-1-212-13	14-15-16-17-18-19-20- 
15	0			15-0-1-2-313-14	15-16-17-18-19-20-21- 
:	ŀ	:	:	:	i i
0	1	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6

Datasheet
Apr 2010
39
Order Number: 208033-02

Table 17: Burst Sequence Word Ordering (Sheet 2 of 2)

1	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-515-16	1-2-3-4-5-6-7
2	1	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-616-17	2-3-4-5-6-7-8
3	1	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-717-18	3-4-5-6-7-8-9
4	1		4-5-6-7-8-9-10-11	4-5-6-7-818-19	4-5-6-7-8-9-10
5	1		5-6-7-8-9-10-11-12	5-6-7-8-919-20	5-6-7-8-9-10-11
6	1		6-7-8-9-10-11-12-13	6-7-8-9-1020-21	6-7-8-9-10-11-12
7	1		7-8-9-10-11-12-13-14	7-8-9-10-1121-22	7-8-9-10-11-12-13
:	i	:	:	i i	i
14	1			14-15-16-17-1828-29	14-15-16-17-18-19-20- 
15	1			15-16-17-18-1929-30	15-16-17-18-19-20-21- 

#### 11.2.8 Clock Edge (RCR.6)

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK. This clock edge is used at the start of a burst cycle, to output synchronous data, and to assert/deassert WAIT.

#### 11.2.9 **Burst Wrap (RCR.3)**

The Burst Wrap (BW) bit determines whether 4, 8, or 16-word burst length accesses wrap within the selected word-length boundaries or cross word-length boundaries. When BW is set, burst wrapping does not occur (default). When BW is cleared, burst wrapping occurs.

#### 11.2.10 **Burst Length (RCR[2:0])**

The Burst Length bits (BL[2:0]) select the linear burst length for all synchronous burst reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word or continuous word.

Continuous burst accesses are linear only, and do not wrap within any word length boundaries (see Table 17, "Burst Sequence Word Ordering" on page 39). When a burst cycle begins, the device outputs synchronous burst data until it reaches the end of the "burstable" address space.

#### 11.3 One-Time Programmable (OTP) Registers

The device contains 17 OTP Registers that can be used to implement system security measures and/or device identification. Each OTP Register can be individually locked.

The first 128-bit OTP Register is comprised of two 64-bit (8-word) segments. The lower 64-bit segment is pre-programmed at the Numonyx factory with a unique 64-bit number. The upper 64-bit segment, as well as the other sixteen 128-bit OTP Registers, are blank. Users can program these registers as needed. Once programmed, users can then lock the OTP Register(s) to prevent additional bit programming (see Figure 14, "OTP Register Map" on page 41).

Each OTP Register has an associated Lock Register bit. When a Lock Register bit is programmed, the associated OTP Register can only be read; it can no longer be programmed. Each OTP Register can be accessed multiple times to program individual

Datasheet Order Number: 208033-02 bits, as long as the register remains unlocked. Additionally, because the Lock Register bits themselves are OTP, when programmed, Lock Register bits cannot be erased. Therefore, when a OTP Register is locked, it cannot be unlocked.

0x109 128-bit OTP Register 16 (User-Programmable) 0x102 0x91 128-bit OTP Register 1 (User-Programmable) 0x8A Lock Register 1 0x89 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0x88 64-bit Segment (User-Programmable) 0x85 128-Bit OTP Register 0 0x84 64-bit Segment (Factory-Programmed) 0x81 Lock Register 0 0x80 15 14 13 12 11 10 9 8 7 6 5 4 3 2

Figure 14: OTP Register Map

#### 11.3.1 **Reading the OTP Registers**

The OTP Registers can be read from OTP-RA address. To read the OTP Register, first issue the Read Device Identifier command at OTP-RA address to place the device in the Read Device Identifier state (see Section 6.2, "Device Command Bus Cycles" on page 20). Next, perform a read operation using the address offset corresponding to the register to be read. Table 8, "Device Identifier Information" on page 22 shows the address offsets of the OTP Registers and Lock Registers. OTP Registers and Lock Registers data is read 16 bits at a time.

Apr 2010

## 11.3.2 Programming the OTP Registers

To program an OTP Register, first issue the OTP Register Program Setup command at the device base address plus the offset address of the desired OTP Register location (OTP-RA: see Figure 14, "OTP Register Map" on page 41). Next, write the desired OTP Register data to the same OTP Register address. See Section 6.2, "Device Command Bus Cycles" on page 20.

The device programs the 64-bit and Sixteen 128-bit user-programmable OTP Register data 16 bits at a time (see Figure 40, "OTP Register Programming Flowchart" on page 81). Issuing the OTP Register Program Setup command outside of the OTP Register's address space causes a program error (SR.4 set). Attempting to program a locked OTP Register causes a program error (SR.4 set) and a lock error (SR.1 set).

## 11.3.3 Locking the OTP Registers

Each OTP Register can be locked by programming its respective lock bit in the Lock Register. To lock an OTP Register, program the corresponding bit in the Lock Register by issuing the Lock Register Program Setup command, followed by the desired Lock Register data (see Section 6.2, "Device Command Bus Cycles" on page 20). The physical addresses of the Lock Registers are 0x80 for register 0 and 0x89 for register 1. These addresses are used when programming the lock registers (see Table 8, "Device Identifier Information" on page 22).

Bit 0 of Lock Register 0 is already programmed during the manufacturing process at Numonyx factory, locking the lower half segment of the first 128-bit OTP Register. Bit 1 of Lock Register 0 can be programmed by user to the upper half segment of the first 128-bit OTP Register. When programming Bit 1 of Lock Register 0, all other bits need to be left as '1' such that the data programmed is 0xFFFD.

Lock Register 1 controls the locking of the upper sixteen 128-bit OTP Registers. Each bit of Lock Register 1 corresponds to a specific 128-bit OTP Register; e.g., programming LR1.0 locks the corresponding OTP Register 1.

Caution: After being locked, the OTP Registers cannot be unlocked.

Datasheet

Apr 2010
42
Order Number: 208033-02

#### 12.0 **Power and Reset Specifications**

#### 12.1 **Power-Up and Power-Down**

Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise VCC and VCCQ should attain their minimum operating voltage before applying VPP.

Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions.

#### 12.2 **Reset Specifications**

Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization.

Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection.

Table 18: Power and Reset

Num	Symbol	Parameter	Min	Max	Unit	Notes
P1	t <sub>PLPH</sub>	RST# pulse width low	100	-	ns	1,2,3,4
P2	+	RST# low to device reset during erase	-	25		1,3,4,7
F 2	<sup>T</sup> PLRH	RST# low to device reset during program	-	25	μs	1,3,4,7
Р3	t <sub>VCCPH</sub>	VCC Power valid to RST# de-assertion (high)	60	-		1,4,5,6

### Notes:

43

- These specifications are valid for all device versions (packages and speeds).
- The device may reset if  $t_{\text{PLPH}}$  is <  $t_{\text{PLPH}}$  Min, but this is not guaranteed. Not applicable if RST# is tied to VCC.
- 2. 3.
- 4. Sampled, but not 100% tested.
- When RST# is tied to the VCC supply, device will not be ready until  $t_{VCCPH}$  after VCC  $\geq V_{CCMIN}$ . When RST# is tied to the VCCQ supply, device will not be ready until  $t_{VCCPH}$  after VCC  $\geq V_{CCMIN}$ .
- Reset completes within t<sub>PLPH</sub> if RST# is asserted while no erase or program operation is executing.

Datasheet




Figure 15: Reset Operation Waveforms

## 12.3 Power Supply Decoupling

Flash memory devices require careful power supply de-coupling. Three basic power supply current considerations are: 1) standby current levels; 2) active current levels; and 3) transient peaks produced when CE# and OE# are asserted and deasserted.

When the device is accessed, many internal conditions change. Circuits within the device enable charge-pumps, and internal logic states change at high speed. All of these internal activities produce transient signals. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and correct de-coupling capacitor selection suppress transient voltage peaks.

Because flash memory devices draw their power from VCC, VPP, and VCCQ, each power connection should have a 0.1  $\mu$ F ceramic capacitor to ground. High-frequency, inherently low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices used in the system, a  $4.7~\mu F$  electrolytic capacitor should be placed between power and ground close to the devices. The bulk capacitor is meant to overcome voltage droop caused by PCB trace inductance.

# 13.0 Maximum Ratings and Operating Conditions

## 13.1 Absolute Maximum Ratings

**Warning:** Stressing the device beyond the Absolute Maximum Ratings may cause permanent damage. These are stress ratings only.

Table 19: Absolute Maximum Ratings

Parameter	Maximum Rating	Notes
Temperature under bias	-40°C to +85°C	-
Storage temperature	−65°C to +125°C	-
Voltage on any signal (except VCC, VPP and VCCQ)	-0.5V to +4.1V	1
VPP voltage	-0.2V to +10.0V	1,2,3
VCC voltage	-0.2V to +2.5V	1
VCCQ voltage	-0.2V to +4.1V	1
Output short circuit current	100mA	4

#### Notes:

Note:

- Voltages shown are specified with respect to V<sub>SS</sub>. Minimum DC voltage is -0.5V on input/output signals and -0.2V on VCC, VCCQ, and VPP. During transitions, this level may undershoot to -2.0V for periods less than 20ns. Maximum DC voltage on VCC is VCC + 0.5V, which, during transitions, may overshoot to VCC + 2.0V for periods less than 20ns. Maximum DC voltage on input/output signals and VCCQ is VCCQ + 0.5V, which, during transitions, may overshoot to VCCQ + 2.0V for periods less than 20ns.
- 2. Maximum DC voltage on VPP may overshoot to +11.5V for periods less than 20ns.
- 3. Program/erase voltage is typically 1.7V 2.0V. 9.0V can be applied for 80 hours maximum total, to any blocks for 1000 cycles maximum. 9.0V program/erase voltage may reduce block cycling capability.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.

# 13.2 Operating Conditions

• -

Operation beyond the Operating Conditions is not recommended and extended exposure beyond the Operating Conditions may affect device reliability.

**Table 20: Operating Conditions** 

Symbol	Parameter		Min	Max	Unit	Notes
T <sub>C</sub>	Operating Temperature	-40	+85	°C	1	
VCC	VCC Supply Voltage	1.7	2.0			
VCCO	I/O Supply Voltage	CMOS inputs	1.7	3.6		-
vccq	1/O Supply Voltage	TTL inputs	2.4	3.6	V	
V <sub>PPL</sub>	V <sub>PP</sub> Voltage Supply (Logic Level)	0.9	3.6			
V <sub>PPH</sub>	Buffered Enhanced Factory Programmin	g V <sub>PP</sub>	8.5	9.5		
t <sub>PPH</sub>	Maximum V <sub>PP</sub> Hours	VPP = V <sub>PPH</sub>	-	80	Hours	2
Block	Main and Parameter Blocks	VPP = V <sub>PPL</sub>	100,000	-		
Erase	Main Blocks VPP = V <sub>PPH</sub>		-	1000	Cycles	
Cycles	Parameter Blocks	$VPP = V_{PPH}$	-	2500		

### Notes:

1.  $T_C$  = Case Temperature.

2. In typical operation VPP program voltage is V<sub>PPL</sub>.

 Datasheet
 Apr 2010

 45
 Order Number: 208033-02

# 14.0 Electrical Specifications

# 14.1 DC Current Characteristics

Table 21: DC Current Characteristics (Sheet 1 of 2)

Sym		Parameter	r	Inp (VC	IOS outs CQ = 3.6V)	(VC	nputs CQ = · 3.6V)	Unit	Test Conditions		Notes
				Тур	Max	Тур	Max				
I <sub>LI</sub>	Input Load	d Current		-	±1	-	±2	μA	$VCC = V_{CC} Ma$ $VCCQ = VCCQ$ $V_{IN} = VCCQ$ o	) Max	1,6
I <sub>LO</sub>	Output Leakage Current	DQ[15:0], \	WAIT	-	±1	-	±10	μA	VCC = VCC Max VCCQ = VCCQ Max V <sub>IN</sub> = VCCQ or V <sub>SS</sub>		1,0
			128-Mbit	30	55	710	2000		VCC = VCC M		
I <sub>CCS</sub> , I <sub>CCD</sub>	VCC Stand Power-Do	• •	64-Mbit	30	55	710	2000	μA	VCCQ = VCC Max CE# = VCCQ RST# = VCCQ (for I <sub>CCS</sub> ) RST# = V <sub>SS</sub> (for I <sub>CCD</sub> ) WP# = V <sub>IH</sub>		1,2
		Asynchrono Word f = 5N	us Single- MHz (1 CLK)	20	25	-	-	mA	8-Word Read		
	Average - VCC	Page-Mode Read f = 13MHz (17 CLK)		12	16	-	-	mA	8-Word Read	VCC = VCCMax	
		VCC J			16	19	-	-	mA	4-Word Read	CE# = V <sub>IL</sub>
$I_{CCR}$	Read Current			19	22	-	-	mA	8-Word Read	$ \frac{1}{d} OE# = V_{IH} $ Inputs: $V_{IL}$ or	1
	Carrent	Synchronou f = 52MHz,	is Burst LC=4	22	26	-	-	mA	16-Word Read	V <sub>IH</sub>	
				23	28	-	-	mA	Continuous Read		
I <sub>CCW</sub>	VCC Progr	am Current,		35	50	35	50		VPP = V <sub>PPL</sub> , P	gm/Ers in progress	1,3,5
I <sub>CCE</sub>	VCC Erase	Current		26	33	26	33	mA	VPP = V <sub>PPH</sub> , P	gm/Ers in progress	1,3,5
I <sub>CCWS</sub> ,	VCC Progr		128-Mbit	30	55	710	2000				
I <sub>CCES</sub>	Suspend ( VCC Erase Suspend (	2	64-Mbit	30	55	710	2000	μA	CE# = VCCQ; progress	suspend in	1,3,4
I <sub>PPS</sub> , I <sub>PPWS</sub> , IPPES	VPP Progra	lby Current, am Suspend Suspend Cu		0.2	5	0.2	5	μΑ	VPP = V <sub>PPL</sub> , suspend in progress		1,3,7
I <sub>PPR</sub>	VPP Read			2	15	2	15	μΑ	VPP = V <sub>PPL</sub>		1,3
т	\/DD D=0.5::-	am Current		0.05	0.10	0.05	0.10	m A	VPP = V <sub>PPL</sub> , pr	ogram in progress	2
I <sub>PPW</sub>	ver Progra	am Current		5	10	5	10	mA	VPP = V <sub>PPH</sub> , p	rogram in progress	3
т	\/ Erace	Current		0.05	0.10	0.05	0.10	mA	VPP = V <sub>PPL</sub> , er	ase in progress	3
I <sub>PPE</sub>	V <sub>PP</sub> Erase	Current		5	10	5	10	IIIA	$VPP = V_{PPH}$ , e	rase in progress	<u> </u>

Table 21: DC Current Characteristics (Sheet 2 of 2)

Sym	Parameter	Inp	OS outs CQ = 3.6V)	(VC	nputs CQ = · 3.6V)	Unit	Test Conditions	Notes
		Тур	Max	Тур	Max			
T	VPP Blank Check	0.05	0.10	0.05	0.10	mA	VPP = V <sub>PPL</sub> , erase in progress	3
I <sub>PPBC</sub>	VFF Blank Check	5	10	5	10	IIIA	VPP = V <sub>PPH</sub> , erase in progress	3

## Notes:

- All currents are RMS unless noted. Typical values at typical VCC,  $T_C = +25^{\circ}C$ .  $I_{CCS}$  is the average current measured over any 5ms time interval 5µs after CE# is deasserted. 1. 2.
- 3. Sampled, not 100% tested.
- 4.
- Sampleu, not 100% tested. I  $I_{CCES}$  is specified with the device deselected. If device is read while in erase suspend, current is  $I_{CCES}$  plus  $I_{CCR}$ .  $I_{CCW}$   $I_{CCE}$  measured over typical or max times specified in Section 15.5, "Program and Erase Characteristics" on page 58. if  $V_{IN}$  > VCC the input load current increases to  $10\mu A$  max. the  $I_{PPS}$ ,  $I_{PPWS}$ ,  $I_{PPES}$  Will increase to  $200\mu A$  when VPP/WP# is at  $V_{PPH}$ .

#### 14.2 **DC Voltage Characteristics**

**Table 22: DC Voltage Characteristics** 

Sym	Parameter	CMOS Inputs (VCCQ = 1.7V - 3.6V)			outs <sup>(1)</sup> .4V – 3.6V)	Unit	Test Conditions	Notes
		Min	Max	Min	Max			
V <sub>IL</sub>	Input Low Voltage	-0.5	0.4	-0.5	0.6	V	-	2
V <sub>IH</sub>	Input High Voltage	VCCQ - 0.4	VCCQ + 0.5	2.0	VCCQ + 0.5	V	-	
V <sub>OL</sub>	Output Low Voltage	-	0.2	-	0.2	V	VCC = VCC Min VCCQ = VCCQ Min $I_{OL} = 100\mu A$	-
V <sub>OH</sub>	Output High Voltage	VCCQ - 0.2	-	VCCQ - 0.2	-	V	$ \begin{array}{c} \text{VCC} = \text{VCC Min} \\ \text{VCCQ} = \text{VCCQ Min} \\ \text{I}_{\text{OH}} = -100 \mu \text{A} \end{array} $	-
V <sub>PPLK</sub>	VPP Lock-Out Voltage	-	0.4	-	0.4	V	-	3
V <sub>LKO</sub>	VCC Lock Voltage	1.0	-	1.0	-	V	-	-
$V_{LKOQ}$	VCCQ Lock Voltage	0.9	-	0.9	-	V	-	-

## Notes:


- Synchronous read mode is not supported with  $\ensuremath{\mathsf{TTL}}$  inputs.
- 2.
- $V_{IL}$  can undershoot to -0.4V and  $V_{IH}$  can overshoot to VCCQ + 0.4V for durations of 20ns or less. VPP  $\leq V_{PPLK}$  inhibits erase and program operations. Do not use  $V_{PPL}$  and  $V_{PPH}$  outside their valid ranges. 3.

Apr 2010 Datasheet Order Number: 208033-02

#### **AC Characteristics 15.0**


#### 15.1 **AC Test Conditions**

Figure 16: AC Input/Output Reference Waveform



AC test inputs are driven at VCCQ for Logic "1" and 0 V for Logic "0." Input/output timing begins/ends at VCCQ/2. Input rise and fall times (10% to 90%) < 5ns. Worst case speed occurs at  $V_{CC} = VCCMin$ .

Figure 17: Transient Equivalent Testing Load Circuit




## Notes:

- 1. 2. 3.
- See the following table for component values. Test configuration component value for worst case speed conditions.  $\mathsf{C}_\mathsf{L}$  includes jig capacitance

Table 23: Test Configuration Component Value for Worst Case Speed Conditions

Test Configuration	C <sub>L</sub> (pF)
VCCQ Min Standard Test	30

Figure 18: Clock Input AC Waveform



## **15.2** Capacitance

Table 24: Capacitance

Symbol	Parameter	Signals	Min	Тур	Max	Unit	Condition	Notes
C <sub>IN</sub>	Input Capacitance	Address, CE#, WE#, OE#, RST#, CLK, ADV#, WP#	3	7	8	pF	Typ temp = 25°C, Max temp = 85°C, VCC = (0V - 2.0V), VCCO = (0V - 3.6V)	1
C <sub>OUT</sub>	Output Capacitance	Data, WAIT	3	5	6	pF	vccq = (0v - 3.0v)	

Notes:
1. Sampled, not 100% tested.

# 15.3 AC Read Specifications

Table 25: AC Read Specifications (Sheet 1 of 2)

Num	Symbol	Parameter			Max	Unit	Notes	
Asynchro	nous Specifi	cations		ı	I	I	1	
			Easy BGA/QUAD+	65	-	ns	-	
R1	t <sub>AVAV</sub>	Read cycle time	TSOP	75	-	ns	-	
			Easy BGA/QUAD+	-	65	ns	-	
R2	t <sub>AVQV</sub>	Address to output valid	TSOP	-	75	ns	-	
		05 "	Easy BGA/QUAD+	-	65	ns	-	
R3	t <sub>ELQV</sub>	CE# low to output valid	TSOP	-	75	ns	-	
R4	t <sub>GLQV</sub>	OE# low to output valid		-	25	ns	1,2	
R5	t <sub>PHQV</sub>	RST# high to output valid		-	150	ns	1	
R6	t <sub>ELQX</sub>	CE# low to output in low-Z		0	-	ns	1,3	
R7	t <sub>GLQX</sub>	OE# low to output in low-Z		0	-	ns	1,2,3	
R8	t <sub>EHQZ</sub>	CE# high to output in high-Z		-	20	ns		
R9	t <sub>GHQZ</sub>	OE# high to output in high-Z		-	15	ns	1,3	
R10	t <sub>OH</sub>	Output hold from first occurring ac change	ddress, CE#, or OE#	0	-	ns	1,3	
R11	t <sub>EHEL</sub>	CE# pulse width high		17 - ns				
R12	t <sub>ELTV</sub>	CE# low to WAIT valid		-	17	ns	1	
R13	t <sub>EHTZ</sub>	CE# high to WAIT high-Z		-	20	ns	1,3	
R15	t <sub>GLTV</sub>	OE# low to WAIT valid		-	17	ns	1	
R16	t <sub>GLTX</sub>	OE# low to WAIT in low-Z		0	-	ns	1.2	
R17	t <sub>GHTZ</sub>	OE# high to WAIT in high-Z		-	20	ns	1,3	
Latching	Specification	ıs		•				
R101	t <sub>AVVH</sub>	Address setup to ADV# high		10	-	ns		
R102	t <sub>ELVH</sub>	CE# low to ADV# high		10	-	ns		
R103		ADV# low to output valid	Easy BGA/QUAD+	-	65	ns	1	
K103	$t_{VLQV}$	ADV# low to output valid	TSOP	-	75	ns	1	
R104	t <sub>VLVH</sub>	ADV# pulse width low	·	10	-	ns		
R105	t <sub>VHVL</sub>	ADV# pulse width high		10	-	ns		
R106	t <sub>VHAX</sub>	Address hold from ADV# high		9	-	ns	1,4	
R108	t <sub>APA</sub>	Page address access		-	25	ns	1	
R111	t <sub>PHVH</sub>	RST# high to ADV# high		30	-	ns		
Clock Sp	ecifications						_	
R200	f	CLK frequency	Easy BGA/QUAD+	-	52	MHz		
K200	f <sub>CLK</sub>	CLK frequency	TSOP	-	40	MHz		
R201	+	CLK period	Easy BGA/QUAD+	19.2	-	ns		
NZUI	t <sub>CLK</sub>	CLIN PERIOU	TSOP	25	-	ns	1,3,5,6	
R202	t.	CLK high/low time	Easy BGA/QUAD+	5	-	ns		
11202	t <sub>CH/CL</sub>	CENTINGTH TOW WITH	TSOP	9	-	ns		
R203	t <sub>FCLK/RCLK</sub>	CLK fall/rise time		0.3	3	ns		

Datasheet Apr 2010 50 Order Number: 208033-02


Table 25: AC Read Specifications (Sheet 2 of 2)

Num	Symbol	Parameter		Min	Max	Unit	Notes		
Synchron	ous Specifica	tions <sup>(5)</sup>		•	•				
R301	t <sub>AVCH/L</sub>	Address setup to CLK		9	-	ns			
R302	t <sub>VLCH/L</sub>	ADV# low setup to CLK		9	-	ns			
R303	t <sub>ELCH/L</sub>	CE# low setup to CLK		9	-	ns	1,6		
R304	+ +	CLK to output valid	Easy BGA/QUAD+	-	17	ns			
K304	t <sub>CHQV</sub> / t <sub>CLQV</sub>	CER to output valid	TSOP	-	20	ns			
R305			t Output hold from CLK	Output hold from CLV	Easy BGA/QUAD+	3	-	ns	1,6
K303	t <sub>CHQX</sub>	Output hold from CLK	TSOP	5	-	ns	1,6		
R306	t <sub>CHAX</sub>	Address hold from CLK	<u>.</u>	10	-	ns	1,4,6		
D207	307 t <sub>CHTV</sub> CL	CLK to WAIT valid	Easy BGA/QUAD+	-	17	ns	1,6		
K307		TSOP	TSOP	-	20	ns	1,6		
R311	t <sub>CHVL</sub>	CLK Valid to ADV# Setup		3	-	ns	1		
R312	t <sub>CHTX</sub>	WAIT Hold from CLK	Easy BGA/QUAD+	3	-	ns	1,6		
K312		TSOP	5	-	ns	1,6			

## Notes:

- See Figure 16, "AC Input/Output Reference Waveform" on page 48 for timing measurements and max allowable input slew rate. 1.
- OE# may be delayed by up to  $t_{ELQV}$   $t_{GLQV}$  after CE#'s falling edge without impact to  $t_{ELQV}$ .
- Sampled, not 100% tested.
- 2. 3. 4. Address hold in synchronous burst read mode is  $t_{CHAX}$  or  $t_{VHAX}$ , whichever timing specification is satisfied first. Synchronous burst read mode is not supported with TTL level inputs.
- 5.
- Applies only to subsequent synchronous reads.

Figure 19: Asynchronous Single-Word Read (ADV# Low)



Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 20: Asynchronous Single-Word Read (ADV# Latch)

Note: WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 21: Asynchronous Page-Mode Read Timing

**Note:** WAIT shown deasserted during asynchronous read mode (RCR.10=0, WAIT asserted low).




Figure 22: Synchronous Single-Word Array or Non-array Read Timing

## Notes:

- WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.
- 2. This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by CE# deassertion after the first word in the burst.




Figure 23: Continuous Burst Read, showing an Output Delay Timing

## Notes:

- 1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.
- At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 4-word boundary aligned. See Section 11.2.3, "End of Word Line (EOWL) Considerations" on page 37 for more information.

Datasheet Apr 2010 53 Order Number: 208033-02




Figure 24: Synchronous Burst-Mode Four-Word Read Timing

**Note:** WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and deasserted during valid data (RCR.10=0, WAIT asserted low).

# 15.4 AC Write Specifications

Table 26: AC Write Specifications (Sheet 1 of 2)

Num	Symbol	Parameter	Min	Max	Unit	Notes		
W1	t <sub>PHWL</sub>	RST# high recovery to WE# low	150	-	ns	1,2,3		
W2	t <sub>ELWL</sub>	CE# setup to WE# low	0	-	ns	1,2,3		
W3	t <sub>WLWH</sub>	WE# write pulse width low	50	-	ns	1,2,4		
W4	t <sub>DVWH</sub>	Data setup to WE# high	50	-	ns	1,2,12		
W5	t <sub>AVWH</sub>	Address setup to WE# high	50	-	ns			
W6	t <sub>WHEH</sub>	CE# hold from WE# high	0	-	ns	1.2		
W7	t <sub>WHDX</sub>	Data hold from WE# high	0	-	ns	1,2		
W8	t <sub>WHAX</sub>	Address hold from WE# high	0	-	ns			
W9	t <sub>WHWL</sub>	WE# pulse width high	20	-	ns	1,2,5		
W10	t <sub>VPWH</sub>	VPP setup to WE# high	200	-	ns	1 2 2 7		
W11	t <sub>QVVL</sub>	VPP hold from Status read	0	-	ns	1,2,3,7		
W12	t <sub>QVBL</sub>	WP# hold from Status read	0	-	ns	1 2 2 7		
W13	t <sub>BHWH</sub>	WP# setup to WE# high	200	-	ns	1,2,3,7		
W14	t <sub>WHGL</sub>	WE# high to OE# low	0	-	ns	1,2,9		
W16	t <sub>WHQV</sub>	WE# high to read valid	t <sub>AVQV</sub> + 35	-	ns	1,2,3,6,10		
Write to	Write to Asynchronous Read Specifications							
W18	t <sub>WHAV</sub>	WE# high to Address valid	0	-	ns	1,2,3,6,8		

Table 26: AC Write Specifications (Sheet 2 of 2)


Num	Symbol	Parameter	Min	Max	Unit	Notes			
Write to	Write to Synchronous Read Specifications								
W19	t <sub>WHCH/L</sub>	WE# high to Clock valid	19	-	ns	1,2,3,6,10			
W20	t <sub>WHVH</sub>	WE# high to ADV# high	19	-	ns	1,2,3,0,10			
Write Sp	Write Specifications with Clock Active								
W21	t <sub>VHWL</sub>	ADV# high to WE# low	-	27	ns	1,2,3,11			
W22	t <sub>CHWL</sub>	Clock high to WE# low	-	27	ns	1,2,3,11			

## Notes:

- Write timing characteristics during erase suspend are the same as write-only operations.
- 2. A write operation can be terminated with either CE# or WE#.
- 3. Sampled, not 100% tested.
- 4.
- Sampled, not 100% tested. Write pulse width low ( $t_{WLWH}$  or  $t_{ELEH}$ ) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high (whichever occurs first). Hence,  $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$ . Write pulse width high ( $t_{WHWL}$  or  $t_{EHEL}$ ) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low (whichever occurs last). Hence,  $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$ ).  $t_{WHVH}$  or  $t_{WHCH/L}$  must be met when transiting from a write cycle to a synchronous burst read. VPP and WP# should be at a valid level until erase or program success is determined. 5.
- 6.
- 8. This specification is only applicable when transiting from a write cycle to an asynchronous read. See spec W19 and W20 for synchronous read.
- 9.
- When doing a Read Status operation following any command that alters the Status Register, W14 is 20ns.

  Add 10ns if the write operations results in a RCR or block lock status change, for the subsequent read operation to 10. reflect this change.
- These specs are required only when the device is in a synchronous mode and clock is active during address setup phase. 11.
- This specification must be complied with by customer's writing timing. The result would be unpredictable if any violation 12. to this timing specification.

Figure 25: Write-to-Write Timing






Figure 26: Asynchronous Read-to-Write Timing

**Note:** WAIT deasserted during asynchronous read and during write. WAIT High-Z during write per OE# deasserted.




Figure 27: Write-to-Asynchronous Read Timing




Figure 28: Synchronous Read-to-Write Timing

**Note:** WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low). Clock is ignored during write operation.




Figure 29: Write-to-Synchronous Read Timing

**Note:** WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR.10=0, WAIT asserted low).

## **Program and Erase Characteristics** 15.5

Table 27: Program and Erase Specifications

Num	Symbol	Parameter		V <sub>PPL</sub>		V <sub>PPH</sub>			Unit	Notes	
Huili	Symbol		raiametei	Min	Тур	Max	Min	Тур	Max	Unit	Notes
			Conventional Wo	rd Progi	ramming	)		•	•	•	•
W200	t <sub>PROG/W</sub>	Program Time	Single word	-	40	175	-	40	175	μs	1
			Buffered Pr	ogramm	ing				•	•	•
			Aligned 16-Wd, BP time (32 Byte)	-	70	200	-	70	200		
W250	t <sub>PROG/Buffer</sub>	Program Time	Aligned 32-Wd, BP time (64 Byte)	-	85	200	-	85	200	μs	1
			one full buffer (256 Words)	-	284	1280	-	160	800		
			Buffered Enhanced F	actory F	rogramı	ming			•	•	•
W451	t <sub>BEFP/B</sub>	Program	Single byte	n/a	n/a	n/a	-	0.31	-	110	1,2
W452	t <sub>BEFP/Setup</sub>	Frogram	BEFP Setup	n/a	n/a	n/a	10	-	-	μs	1
			Erase and	l Susper	nd						
			128-KByte Array Block	-	0.5	4		0.5	4		
W501	t <sub>ERS/B</sub>	Erase Time	32-KByte Parameter Block	-	0.4	2.5	-	0.4	2.5	S	1
W600	t <sub>SUSP/P</sub>		Program suspend	-	20	25	-	20	25		
W601	t <sub>SUSP/E</sub>	Suspend Latency	Erase suspend	-	20	25	-	20	25	μs	
W602	t <sub>ERS/SUSP</sub>	1	Erase to Suspend	-	500	-	1	500	-		1,3
			Blank	Check							
W702	t <sub>BC/AB</sub>	blank check	Array Block	-	3.2	-	-	3.2	-	ms	


## Notes:

- 1.
- 2. 3.
- Typical values measured at  $T_C = +25^{\circ}C$  and nominal voltages. Performance numbers are valid for all speed versions. Excludes system overhead. Sampled, but not 100% tested. Averaged over entire device. W602 is the typical time between an initial block erase or erase resume command and the a subsequent erase suspend command. Violating the specification repeatedly during any particular block erase may cause erase failures.

Apr 2010 Order Number: 208033-02 Datasheet 58

# 16.0 Ordering Information

Figure 30: Decoder for discrete Products



**Table 28: Valid Combinations for Discrete Products** 

64-Mbit	128-Mbit
JS28F640P30BF75*	JS28F128P30BF75*
JS28F640P30TF75*	JS28F128P30TF75*
PC28F640P30BF65*	PC28F128P30BF65*
PC28F640P30TF65*	PC28F128P30TF65*
RC28F640P30BF65*	RC28F128P30BF65*
RC28F640P30TF65*	RC28F128P30TF65*

Note:

The last digit is randomly assigned to cover packing media and/or features or other specific configuration. For further information on ordering products or for product part numbers, go to: http://www.numonyx.com/en-US/MemoryProducts/Pages/PartNumberLookup.aspx.

Figure 31: Decoder for SCSP package




Table 29: Valid Combinations for QUAD+ Package Products

128-Mbit
PF48F3000P0ZBQE*
PF48F3000P0ZTQE*
RD48F3000P0ZBQE*
RD48F3000P0ZTQE*

Note:

The last digit is randomly assigned to cover packing media and/or features or other specific configuration. For further information on ordering products or for product part numbers, go to: http://www.numonyx.com/en-US/MemoryProducts/Pages/PartNumberLookup.aspx.

Datasheet Apr 2010 60 Order Number: 208033-02

# **Appendix A Supplemental Reference Information**

## A.1 Common Flash Interface

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the Read CFI command (see Section 6.2, "Device Command Bus Cycles" on page 20). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

## A.1.1 Query Structure Output

The Query database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to Query data.

Query data are presented on the lowest-order data outputs ( $DQ_{7-0}$ ) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two Query-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte (DQ $_{7-0}$ ) and 00h in the high byte (DQ $_{15-8}$ ).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of wordwide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs have 00h on the upper byte in this mode.

Table 30: Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII Value
	00010:	51	"Q"
Device Addresses	00011:	52	"R"
	00012:	59	"Y"

Table 31: Example of Query Structure Output of x16 Devices

Offset	Hex Code	Value
A <sub>X</sub> -A <sub>1</sub>	D <sub>15</sub>	-D <sub>0</sub>
00010h	0051	"Q"
00011h	0052	"R"
00012h	0059	"Y"
00013h	P_ID <sub>LO</sub>	PrVendor ID#
00014h	P_ID <sub>HI</sub>	Prvendor 1D#
00015h	P <sub>LO</sub>	PrVendor TblAdr
00016h	P <sub>HI</sub>	Fiveridor IbiAdi
00017h	A_ID <sub>LO</sub>	AltVendor ID#
00018h	A_ID <sub>HI</sub>	Acvendor ID#

## A.1.2 Query Structure Overview

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or *database*. Table 32 summarizes the structure sub-sections and address locations.

**Table 32: Query Structure** 

00001-Fh	Reserved	Reserved for vendor-specific information
00010h	CFI query identification string	Command set ID and vendor data offset
0001Bh	System interface information	Device timing & voltage information
00027h	Device geometry definition	Flash device layout
P <sup>(3)</sup>	Primary Numonyx-specific Extended Query	Vendor-defined additional information specific
P(V)		to the Primary Vendor Algorithm

### Note:

- Refer to the Query Structure Output section and offset 28h for the detailed definition of offset address as a function of device bus width and mode.
- 2. BA = Block Address beginning location (i.e., 08000h is block 1's beginning location when the block size is 32-KWord).
- 3. Offset 15 defines "P" which points to the Primary Numonyx-specific Extended Query Table.

## A.1.3 Read CFI Identification String

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Datasheet
Apr 2010
62
Order Number: 208033-02

**Table 33: CFI Identification** 

Offset	Length	Description		Hex Code	Value
	_		Add.		
10h	3	Query-unique ASCII string "QRY"	10:	51	"Q"
			11:	52	"R"
			12:	59	"Y"
13h	2	Primary vendor command set and control interface ID code.	13:	01	
		16-bit ID code for vendor-specified algorithms	14:	00	
15h	2	Extended Query Table primary algorithm address	15:	0A	
			16:	01	
17h	2	Alternate vendor command set and control interface ID code.	17:	00	
		0000h means no second vendor-specified algorithm exists	18:	00	
19h	2	Secondary algorithm Extended Query Table address.	19:	00	
		0000h means none exists	1A:	00	

**Table 34: System Interface Information** 

Offset	Length	Description	Add	Hex Code	Value
1Bh	1	VCC logic supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1B:	17	1.7V
1Ch	1	VCC logic supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 BCD volts	1C:	20	2.0V
1Dh	1	VPP [programming] supply minimum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1D:	85	8.5V
1Eh	1	VPP [programming] supply maximum program/erase voltage bits 0-3 BCD 100 mV bits 4-7 HEX volts	1E:	95	9.5V
1Fh	1	"n" such that typical single word program time-out = $2^n \mu$ -sec	1F:	06	64µs
20h	1	"n" such that typical full buffer write time-out = $2^n \mu$ -sec	20:	09	512µs
21h	1	"n" such that typical block erase time-out = 2 <sup>n</sup> m-sec	21:	09	0.5s
22h	1	"n" such that typical full chip erase time-out = $2^n$ m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = $2^n$ times typical	23:	02	256µs
24h	1	"n" such that maximum buffer write time-out = $2^n$ times typical	24:	02	2048µs
25h	1	"n" such that maximum block erase time-out = $2^n$ times typical	25:	03	4s
26h	1	"n" such that maximum chip erase time-out = $2^n$ times typical	26:	00	NA

# A.1.4 Device Geometry Definition

**Table 35: Device Geometry Definition** 

Offset	Length	Description						Add	Hex Code	Value		
27h	1	"n" such	"n" such that device size = $2^n$ in number of bytes						27:	See Tab	le Below	
		"n" such	vice interfa that n+1 s ies as desc	specifies tl	ne bit field	t: I that repre	esents the	flash dev	ice width			
		7	6	5	4	3	2	1	0			
28h	2	_	_	_	_	x64	x32	x16	x8	28:	01	x16
		15	14	13	12	11	10	9	8			
		_		-	_	_	_	_	_	29:	00	
2Ah	2	"n" such	that maxi	mum num	her of hyt	tes in write	huffer =	2n		2A:	09	512
2/(11		ii sacii	that maxi	mam mam	ibel of by	ccs iii wiic	c buller =	2		2B:	00	
2Ch	1	1. x = 2. x sp sam	0 means i ecifies the e-size era	no erase b number o se blocks.	locking; t of device i	hin device he device regions wit have one l	erases in l th one or i	more cont	iguous	2C:	See Tab	le Below
										2D:		
2D	4		ock Region			ntical-size	oraco bloo	ske		2E:	Soo Tab	le Below
20	4		,,,			) size are				2F:	See lab	ie below
										30:		
										31:		
31h	4		ock Region			ntical-size	erase bloc	·ks		32:	See Tah	le Below
3111	-	bits $0-15 = y$ , $y+1 = number of identical-size erase blocksbits 16-31 = z, region erase block(s) size are z x 256 bytes$		33:	See lable below							
								34:				
										35:		
35h	4	Pecerve	l for future	a araca hir	nck region	information	on			36:	See Tah	le Below
3311	-	i icaci vec	a ioi iucuit	. cruse bit	Jek region	morniaci	J.,			37:	Sec lab	ic below
										38:		

Address	64-	Mbit	128-Mbit		
Address	В	Т	B	T	
27:	17	17	18	18	
28:	01	01	01	01	
29:	00	00	00	00	
2A	09	09	09	09	
2B	00	00	00	00	
2C:	02	02	02	02	
2D:	03	3E	03	7E	
2E:	00	00	00	00	
2F:	80	-00	80	00	

Address	64-1	Mbit	128-Mbit		
Audress	В	T	B	Т	
30:	00	02	00	02	
31:	3E	03	7E	03	
32:	00	00	00	00	
33:	00	80	00	80	
34:	02	00	02	00	
35:	00	00	00	00	
36:	00	00	00	00	
37:	00	00	00	00	
38:	00	00	00	00	

# A.1.5 Numonyx-Specific Extended Query Table

# **Table 36: Primary Vendor-Specific Extended Query**

Offset <sup>(1)</sup>	Length	Description		Hex	
P = 10Ah	J	(Optional flash features and commands)	Add.	Code	Value
(P+0)h	3	Primary extended query table	10A	50	"P"
(P+1)h		Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	" "
(P+3)h	1	Major version number, ASCII	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	34	"4"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	E6	
(P+6)h		bits 10–31 are reserved; undefined bits are "0." If bit 31 is	110:	01	
(P+7)h		"1" then another 31 bit field of Optional features follows at	111:	00	
(P+8)h		the end of the bit–30 field.	112:	00	
		bit 0 Chip erase supported	bit (	) = 0	No
		bit 1 Suspend erase supported	bit 1	1 = 1	Yes
		bit 2 Suspend program supported	bit 2	2 = 1	Yes
		bit 3 Legacy lock/unlock supported	bit 3	3 = 0	No
		bit 4 Queued erase supported	bit 4	1 = 0	No
		bit 5 Instant individual block locking supported	bit 5	5 = 1	Yes
		bit 6 Protection bits supported	bit 6	S = 1	Yes
		bit 7 Pagemode read supported	bit 7	7 = 1	Yes
		bit 8 Synchronous read supported	bit 8	3 = 1	Yes
		bit 9 Simultaneous operations supported	bit $9 = 0$		No
		bit 10 Extended Flash Array Blocks supported	bit 10 = 0		No
		bit 11 Permanent Block Locking of up to Full Main Array supported	bit 1	1 = 0	No
		bit 12 Permanent Block Locking of up to Partial Main Array supported	bit 1	2 = 0	No
		bit 30 CFI Link(s) to follow	bit 3	30 = 0	No <sup>1</sup>
		bit 31 Another "Optional Features" field to follow	bit 3	31 = 0	No
(P+9)h	1	Supported functions after suspend: read Array, Status, Query	113:	01	
		Other supported operations are:			
		bits 1–7 reserved; undefined bits are "0"			
		bit 0 Program supported after erase suspend	bit (	) = 1	Yes
(P+A)h	2	Block status register mask	114:	03	
(P+B)h		bits 2–15 are Reserved; undefined bits are "0"	115:	00	
		bit 0 Block Lock-Bit Status register active	bit (	) = 1	Yes
		bit 1 Block Lock-Down Bit Status active	bit 1	1 = 1	Yes
		bit 4 EFA Block Lock-Bit Status register active	bit 4	1 = 0	No
		bit 5 EFA Block Lock-Dow n Bit Status active	bit 5	5 = 0	No
(P+C)h	1	$V_{\mathtt{CC}}$ logic supply highest performance program/erase voltage	116:	18	1.8V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 BCD value in volts			
(P+D)h	1	V <sub>PP</sub> optimum program/erase supply voltage	117:	90	9.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 HEX value in volts			

Datasheet Apr 2010 66 Order Number: 208033-02

**Table 37: OTP Register Information** 

Offset <sup>(1)</sup>	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space.	118:	02	2
		"00h," indicates that 256 protection fields are available			
(P+F)h	4	Protection Field 1: Protection Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) Protection register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user	11C:	03	8 byte
		programmable. Bits 0–15 point to the Protection register Lock			
		byte, the section's first byte. The following bytes are factory			
		pre-programmed and user-programmable.			
		bits 0–7 = Lock/bytes Jedec-plane physical low address			
		bits 8–15 = Lock/bytes Jedec-plane physical high address			
		bits 16–23 = "n" such that 2n = factory pre-programmed bytes			
		bits 24–31 = "n" such that 2n = user programmable bytes			
(P+13)h	10	Protection Field 2: Protection Description	11D:	89	89h
(P+14)h		Bits 0–31 point to the Protection register physical Lock-word	11E:	00	00h
(P+15)h		address in the Jedec-plane.	11F:	00	00h
(P+16)h		Following bytes are factory or user-programmable.	120:	00	00h
(P+17)h		bits 32–39 = "n" such that n = factory pgm'd groups (low byte)	121:	00	0
(P+18)h		bits 40–47 = "n" such that n = factory pgm'd groups (high byte)	122:	00	0
(P+19)h		bits 48–55 = "n" \ 2n = factory programmable bytes/group	123:	00	0
(P+1A)h		bits 56-63 = "n" such that n = user pgm'd groups (low byte)	124:	10	16
(P+1B)h		bits 64–71 = "n" such that n = user pgm'd groups (high byte)	125:	00	0
(P+1C)h		bits 72–79 = "n" such that 2 <sup>n</sup> = user programmable bytes/group	126:	04	16

**Table 38: Burst Read Information** 

Offset P=10Ah	Length	Description (Optional flash features and commands)	Add.	Hex Code	Value
(P+1D)h	1	Page Mode Read capability bits 0-7 = "n" such that 2" HEX value represents the number of read-page bytes. See offset 28h for device word width to determine page-mode data output width. 00h indicates no read page buffer.	127:	04	16 Byte
(P+1E)h	1	Number of synchronous mode read configuration fields that follow. 00h indicates no burst capability.	128:	04	4
(P+1F)h	1	Synchronous mode read capability configuration 1 Bits 3-7 = Reserved bits 0-2 "n" such that 2 <sup>n+1</sup> HEX value represents the maximum number of continuous synchronous reads when the device is configured for its maximum word width. A value of 07h indicates that the device is capable of continuous linear bursts that will output data until the internal burst counter reaches the end of the device's burstable address space. This field's 3-bit value can be written directly to the Read Configuration Register bits 0-2 if the device is configured for its maximum word width. See offset 28h for word width to determine the burst data output width.	129:	01	4
(P+20)h	1	Synchronous mode read capability configuration 2	12A:	02	8
(P+21)h	1	Synchronous mode read capability configuration 3	12B:	03	16
(P+22)h	1	Synchronous mode read capability configuration 4	12C:	07	Cont

**Table 39: Partition and Erase Block Region Information** 

Offset <sup>(1)</sup>			See table below		elow
P = 10Ah		Description	Addre		ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardware-partition regions within the device.	1	12D:	12D:
		x = 0: a single hardware partition device (no fields follow).			
		x specifies the number of device partition regions containing			
(P+23)h	(P+23)h	one or more contiguous erase block regions.			

Datasheet Apr 2010 68 Order Number: 208033-02

Table 40: Partition Region 1 Information (Sheet 1 of 2)

Offset <sup>(1)</sup>			See table below			
P = '	10Ah	Description		Add	ress	
<b>Bottom</b>	Тор	(Optional flash features and commands)	Len	Bot	Тор	
(P+24)h	(P+24)h	Data size of this Parition Region Information field	2	12E:	12E	
(P+25)h	(P+25)h	(# addressable locations, including this field)		12F	12F	
(P+26)h	(P+26)h	Number of identical partitions within the partition region	2	130:	130:	
(P+27)h	(P+27)h			131:	131:	
(P+28)h	(P+28)h	Number of program or erase operations allow ed in a partition bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	132:	132:	
(P+29)h	(P+29)h	Simultaneous program or erase operations allowed in other partitions while a partition in this region is in Program mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	133:	133:	
(P+2A)h	(P+2A)h	Simultaneous program or erase operations allowed in other partitions while a partition in this region is in Erase mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	134:	134:	
(P+2B)h	(P+2B)h	Types of erase block regions in this Partition Region.  x = 0 = no erase blocking; the Partition Region erases in bulk  x = number of erase block regions w/ contiguous same-size erase blocks. Symmetrically blocked partitions have one blocking region. Partition size = (Type 1 blocks)x(Type 1 block sizes) + (Type 2 blocks)x(Type 2 block sizes) ++ (Type n blocks)x(Type n block sizes)	1	135:	135:	

Table 41: Partition Region 1 Information (Sheet 2 of 2)

Offset <sup>(1)</sup>			See table below		
P = '	10Ah	Description		Addı	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+2C)h	(P+2C)h	Partition Region 1 Erase Block Type 1 Information	4	136:	136:
(P+2D)h	(P+2D)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		137:	137:
(P+2E)h	(P+2E)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		138:	138:
(P+2F)h	(P+2F)h			139:	139:
(P+30)h	(P+30)h	Partition 1 (Erase Block Type 1)	2	13A:	13A:
(P+31)h	(P+31)h	Block erase cycles x 1000		13B:	13B:
(P+32)h	(P+32)h	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13C:	13C:
		bits 0–3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5–7 = reserve for future use			
(P+33)h	(P+33)h	Partition 1 (erase block Type 1) page mode and synchronous mode capabilities	1	13D:	13D:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host writes permitted (1=yes, 0=no)			
		bits 3–7 = reserved for future use			
/= a.v.		Partition Region 1 (Erase Block Type 1) Programming Region Information	6		
(P+34)h	(P+34)h	bits 0–7 = x, 2 <sup>x</sup> = Programming Region aligned size (bytes)		13E:	13E:
(P+35)h	(P+35)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		13F:	13F:
(P+36)h	(P+36)h	bits 16–23 = y = Control Mode <b>valid</b> size in bytes		140:	140:
(P+37)h	(P+37)h	bits 24-31 = Reserved		141:	141:
(P+38)h	(P+38)h	bits 32-39 = z = Control Mode invalid size in bytes		142:	142:
(P+39)h	(P+39)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:3	2)	143:	143:
(P+3A)h	(P+3A)h	Partition Region 1 Erase Block Type 2 Information	4	144:	144:
(P+3B)h	(P+3B)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		145:	145:
(P+3C)h	(P+3C)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		146:	146:
(P+3D)h	(P+3D)h			147:	147:
(P+3E)h	(P+3E)h	Partition 1 (Erase Block Type 2)	2	148:	148:
(P+3F)h	(P+3F)h	Block erase cycles x 1000		149:	149:
(P+40)h	(P+40)h	Partition 1 (erase block Type 2) bits per cell; internal EDAC	1	14A:	14A:
		bits 0–3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5–7 = reserve for future use			
(P+41)h	(P+41)h	Partition 1 (erase block Type 2) page mode and synchronous mode capabilities	1	14B:	14B:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host w rites permitte			
		Partition Region 1 (Erase Block Type 2) Programming Region Information	6		
(P+42)h	(P+42)h	bits 0–7 = x, 2 <sup>x</sup> = Programming Region aligned size ( <b>bytes</b> )		14C:	14C:
(P+43)h	(P+43)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		14D:	14D:
(P+44)h	(P+44)h	bits 16–23 = y = Control Mode <b>valid</b> size in bytes		14E:	14E:
(P+45)h	(P+45)h	bits 24-31 = Reserved		14F:	14F:
(P+46)h	(P+46)h	bits 32-39 = z = Control Mode <b>invalid</b> size in bytes		150:	150:
(P+47)h	(P+47)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:3	(2)	150.	
(FT47)II	(FT47)II	Dita 40-40 - Neserveu, bit 47 - Legady Hash operation (Ighore 23.16 & 39.3	14)	101.	151:

Table 42: Partition and Erase Block Region Information

Add	64-	Mbit	128-Mbit		
Auu	B	T	B	T	
12D:	01	01	01	01	
12E:	24	24	24	24	
12F:	00	00	00	00	
130:	01	01	01	01	
131:	00	00	00	00	
132:	11	11	11	11	
133:	00	00	00	00	
134:	00	00	00	00	
135:	02	02	02	02	
136:	03	3E	03	7E	
137:	00	00	00	00	
138:	80	00	80	00	
139:	00	02	00	02	
13A:	64	64	64	64	
13B:	00	00	00	00	
13C:	02	02	02	02	
13D:	03	03	03	03	
13E:	00	00	00	00	
13F:	80	80	80	80	
140:	00	00	00	00	
141:	00	00	00	00	
142	00	00	00	00	
143:	80	80	80	80	
144:	3E	03	7E	03	
145:	00	00	00	00	
146:	00	80	00	80	
147:	02	00	02	00	
148:	64	64	64	64	
149:	00	00	00	00	
14A:	02	02	02	02	
14B:	03	03	03	03	
14C:	00	00	00	00	
14D:	80	80	80	80	
14E:	00	00	00	00	
14F:	00	00	00	00	
150:	00	00	00	00	
151:	80	80	80	80	


**Table 43: CFI Link Information** 

Length	Description		Hex		
	(Optional flash features and commands)	Add.	Code	Value	
4	CFI Link Field bit definitions	152:			
	Bits 0-9 = Address offset (within 32Mbit segment) of referenced CFI table	153:	FF		
	Bits 10–27 = nth 32Mbit segment of referenced CFI table	154:			
	Bits 28–30 = Memory Type	155:			
	Bit 31 = Another CFI Link field immediately follows				
1	CFI Link Field Quantity Subfield definitions	156:			
	Bits 0-3 = Quantity field (n such that n+1 equals quantity)				
	Bit 4 = Table & Die relative location			FF	
	Bit 5 = Link Field & Table relative location				
	Bits 6–7 = Reserved				

Datasheet Apr 2010 72 Order Number: 208033-02

#### A.2 Flowcharts

Figure 32: Word Program Flowchart



PROGRAM SUSPEND /RESUME PROCEDURE Bus Start Command Comments Operation Read Status Data = 70h Write Status Addr= Block to suspend (BA) Write70h Any Address Program Data = B0h Program Suspend Write Addr= X Suspend Write B0h Any Address Status register data Initiate a read cycle to update Status Read Read Status register Addr= Suspended block (BA) Register Check SR7 1= WSM ready Standby SR.7= 0= WSM busy Check SR2 1= Program suspended 0= Program completed Standby Program SR.2 = Completed Read Data= FFh Write Read Array Addr= Block address to read(BA) Array Write FFh Any Address Read array data from block other than Read the one being programmed Read Array Data Data= D0 h Addr= Suspended block (BA) Program Write Resume Done Reading Program 

Yes
Resume Read Array Write D0h Write FFh Any Address Program Read Array Resumed Data Write70h Any Address PGM\_SUSWMF

Figure 33: Program Suspend/Resume Flowchart

Datasheet
74
Apr 2010
Order Number: 208033-02

**ERASE SUSPEND/RESUME PROCEDURE** Start Bus Command Comments Operation Write 0 x70, Data = 0x70Read (Read Status) Write Same Partition Status Addr = Any partition address Data = 0xB0 Erase Write Addr = Same partition address as Write 0xB0, (Erase Suspend ) Suspend Any Address above Status Register data. Read None Read Status Addr = Same partition Register Check SR[7]: Idle 1 = WSM ready None 0 = WSM busy SR[7] = Check SR[6]: Idle 1 = Erase suspended None 0 = Erase completed Erase SR[6] =Completed Data = 0xFF or 0x40 Read Array Write Addr = Any address within the or Program suspended partition Read or Read array or program data from/to Read Read or Program None Write block other than the one being erased Program? Read Array Data = 0xD0Program Program Write Νo Data Loop Resume Addr = Any address Done If the suspended partition was placed in Read Array mode or a Program Loop Yes Return partition to Status mode Read Write 0xD0, Data = 0x70 Write (Erase Resume) Status Any Address Register Addr = Same partition Erase Write 0xFF, (Read Array) Erased Partition Resumed Write 0x70, Read Array (Read Status) Same Partition Data

Figure 34: Erase Suspend/Resume Flowchart





Figure 35: Buffer Program Flowchart

Datasheet Apr 2010 76 Order Number: 208033-02

PROGRAM SUSPEND /RESUME PROCEDURE Bus Start Command Comments Operation Read Status Read Data = 70h Write Addr= Block to suspend (BA) Status Write 70h Any Address Data = B0h Program Write Program Suspend Suspend Addr= X Write B0h Any Address Status register data Initiate a read cycle to update Status Read register Read Status Addr= Suspended block (BA) Register Check SR7 1= WSM ready 0= WSM busy Standby SR.7= Check SR2 Standby 1= Program suspended Program SR.2 = 0= Program completed Completed Read The Array Data= FFh Read Write Addr= Block address to read(BA) Array Write FFh Any Address Read array data from block other than Read the one being programmed Read Array Data Data = D0 h Program Write Addr= Suspended block (BA) Resume Done Reading Program Yes Resume Read Array Write D0h Write FFh Any Address Program Read Array Resumed Data Read Status Write70h Any Address PGM\_SUSWMF

Figure 36: Program Suspend/Resume Flowchart



Write 0xFFFFh outside Block

Figure 37: BEFP Flowchart

Figure 38: Block Erase Flowchart





Figure 39: Block Lock Operations Flowchart



#### LOCKING OPERATIONS PROCEDURE

Bus Operation	Command	Comments
Write	Lock Setup	Data = 60h Addr = Block to lock/unlock/lock-down (BA)
Write	Lock, Unlock, or Lockdown Confirm	,
Write (Optional)	Read ID Plane	Data = 90h Addr = Block address offset+2 (BA+2)
Read (Optional)	Block Lock Status	Block Lock status data Addr = Block address offset+2 (BA+2)
Standby (Optional)		Confirm locking change on $DQ_1$ , $DQ_0$ . (See Block Locking State Transitions Table for valid combinations.)
Write	Read Array	Data = FFh Addr = Block address (BA)

LOCK\_OP.WMF




Figure 40: OTP Register Programming Flowchart




Figure 41: Status Register Flowchart

#### A.3 Write State Machine

Show here are the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, Read CFI or Read Status Register) until a new command changes it. The next WSM state does not depend on the partition's output state.

Note: IS refers to Illegal State in the Next State Tables.

Table 44: Next State Table for P3x-65nm (Sheet 1 of 3)

							Co	mma	nd I	nput	and	Res	ulting	g Chi	p Ne	xt S	tate <sup>(</sup>	1)			
Current Chip State		Array Read <sup>(3)</sup>	Word Pgm Setup (4,9)	BP Setup (8)	EFI Command Setup	Erase Setup <sup>(4,9)</sup>	BEFP Setup <sup>(6)</sup>	Confirm <sup>(7)</sup>	Pgm/Ers Suspend	Read Status	Clear SR <sup>(5)</sup>	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm <sup>(7)</sup>	Lock-down Blk Confirm <sup>(7)</sup>	Write ECR/RCR Confirm <sup>(7)</sup>	Block Address Change	Other Commands <sup>(2)</sup>	WSM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	(C0h)	(01h)	(2Fh)	(03h, 04h)		other	>
R	Ready	Ready	Program Setup	BP Setup	EFI Setup	Erase Setup	BEFP Setup		ı	Ready	/		Lock/RCR /ECR Setup	BC Setup	OTP Setup		Ready	У	N/A	Ready	N/A
Lock/RC	R/ECR Setup		F Er	Ready ror [	(Loc Botch	k i])		Ready (Lulock Error					[Boto	ch])	Ready (Lock Error [Botc h])	Ready (Lock Block )	Ready (Lock down Block )	(Seť	N/A	Ready (Lock Error [Botch])	N/A
	Setup			Busy							C	TP Bus	Sy			•			N/A	OTP Busy	N/A
OTP	Busy	OTP Busy	IS in OTP Busy		Busy	IS in Bu			OTP Busy				Illegal State in OTP Busy OTP Busy					sy	N/A	OTP Busy	Ready
	IS in OTP Busy Setup		OTP	Busy					Word	Progran	n Busy		01	TP Busy					N/A	Pgm Busy	N/A
	Busy	Pgm Busy	IS in Pgm Busy	Pgm	Busy	IS in Bu	Pgm	Pgm Busy	Busy Susp Word Fgiii Busy			Busy	IS in Word Pgm Busy Word Pg					Busy	N/A	Pgm Busy	Ready
Word	IS in Pgm Busy											Pgm B	usy							1	
Program	Suspend	Pgm Susp	IS in Pgm Susp	P <u>c</u> Sus	gm pend	IS in Su	Pgm isp	Pgm Busy	Pgm	Susp	Pgm Susp (Er bits clear)	Word Pgm Susp	n linegal State III rgill Word Flor						N/A	Word Pgm Susp	N/A
	IS in Pgm Suspend									W	ord Pro	gram S	Suspend	i							
	EFI Setup										Sub-tu	nction	Setup								
	Sub-function Setup										Sub-op	-code L	oad 1								
	Sub-op-code Load 1						Sı	ub-func	tion Lo	ad 2 if	word c	ount >	0, else	Sub-fu	nction (	confirm	l				N/A
	Sub-function Load 2	Sub-function Confirm if data load in program buffer is complete, ELSE Sub-function Load 2																			
	Sub-function Confirm			dy (Err	or [Bot	ch])		S-fn Busy						Read	y (Erro	r [Boto	:h])				
EFI	Sub-function Busy	S-fn Busy	IS in S-fn Busy	S-fn	Busy	Illegal in S-fr	State Busy	S-fn Busy	S-fn Susp	S	-fn Bus	Бу	IS in	n S-fn E	Busy	5	6-fn Bus	Бу		S-fn Busy	Ready
	IS in Sub- function Busy	Sub-function Busy											] []								
	Sub-function Susp	S-fn Susp	IS in S-fn Susp	Sub-fu	ınction	Illegal in S-fr	State n Busy	S-fn Busy	S- Sus	-fn pend	S-fn Susp (Er bits clear)	S-fn Susp	IS ir	n S-fn S	Susp	S-f	n Susp	end	N/A	S-fn Susp	N/A
	IS in S-fn Susp		•	•						S	ub-fun	ction Su	uspend							•	

Datasheet Apr 2010 83 Order Number: 208033-02

Table 44: Next State Table for P3x-65nm (Sheet 2 of 3)

	44: Next								-		and		-	g Chi	p Ne	xt S	tate	1)						
Current	: Chip State	Word Word EFI C Era						Confirm (7)	Bgm/Ers Suspend	Read Status	Clear SR (5)	ଞ୍ଚଳ ଞ୍ଚଳ	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm (7)	Lock-down Blk Confirm (7)	Write ECR/RCR Confirm (7)	Block Address Change	Other Commands (2)	WSM Operation Completes			
	Setup	,	( - /	( - )	. ,	( , )	( /	( - )			ВР	Load 1		, ,	` '	( ,	, ,	04h)						
	BP Load 1 <sup>(8)</sup>				BP	Confirm	n if data	a load i	BP Lo	BP Confirm if data load in program buffer is complete, else BP load 2	N/A													
Buffer	BP Confirm		Rea	dy (Erro	or [Bot	ch])		BP Busy						Read	y (Erro	r [Boto	:h])							
Pgm (BP)	BP Busy	BP Busy	IS in BP	BP E	Busy	Illegal in BP	State	BP Busy	BP Susp		BP Busy	,	IS	in BP B	usy		BP Bus	у		BP Busy	Doody			
	IS in BP Busy	Dusy	Busy			51	Dusy	Dusy	Зизр		В	P Busy									Ready			
	BP Susp	BP Susp BP Suspend Illegal State in BP Busy						BP Busy	BP Su	spend	BP Susp (Er bits clear)	BP Susp	IS i	in BP S	usp	BF	Suspe	end	N/A	BP Susp	N/A			
	IS in BP Susp		D	d. (5	[D-+	-I- 7)		Erase			BP	Suspen		[D-t	-l-3\							N/A	Ready (Frr	
	Setup Busy	Ready (Error [Botch])  Erase IS in Erase Busy IS in Erase Busy Busy Busy						Busy Erase Busy	Erase Susp	E	rase Bu			_	[Botch]) rase Busy					Ready (Err Botch0]) Ers Busy	N/A			
	IS in Erase Busy	Busy	Busy			Ба	,	Dusy	Эцэр	<u> </u>	Era	se Bus	У						<u> </u>		Ready			
Erase	Suspend	Erase Susp	Erase Susp Setup in Erase Susp Susp Susp Susp Susp Susp Susp Susp					Erase Busy	Era Susi	ase pend	Erase Susp (Er bits clear)	Erase Susp	Lock/ RCR/ ECR Setup in Erase Susp Susp			Era	se Sus <sub>l</sub>	pend	N/A	Erase Susp	N/A			
	IS in Erase Susp Setup							Word	Pam hi	icy in F	Erase rase Su	Suspe	end						1		N/A			
	Busy	Word Pgm busy in Erase Susp	IS in Pgm busy in Ers Susp	Word bus Erase	y in	IS in Pgm b Ers S	usy in	Word Pgm busy in Erase Susp	Pgm   Word Pgm busy in   IS in Word Pgm busy in   IS in Word Pgm busy in   Erase Susp   Erase Su										N/A		Erase Susp			
Word	Illegal state(IS) in Pgm busy in Erase Suspend							Wo	ord Pgm	busy	in Erase	Suspe	end							Word Pgm Busy in Ers Suspend	IS in Ers Susp			
Pgm in Erase Suspend	Suspend	Word Pgm susp in Ers susp	iS in pgm susp in Ers Susp	Word susp i su:	n Ers	iS in susp Su	pgm in Ers sp	Word Pgm busy in Erase Susp	Word Pgm susp in Ers susp	Word Pgm susp in Ers susp	Word Pgm Susp in Ers Susp (Er bits clear)	Word Pgm susp in Ers susp		Word in Ers			Pgm s Ers sus	n susp in N/A			N/A			
	Illegal State in Word Program Suspend in Erase Suspend								,		gm bus													
	Setup BP Load 1 <sup>(8)</sup>						-	BP Load	d 2 in E		.oad 1 ii uspend				e BP co	nfirm								
	BP Load 2 <sup>(8)</sup>	BP Load 2 in Erase Suspend if word count >0, else BP confirm  BP Confirming Erase Suspend if data load in program buffer is complete, ELSE BP load 2 in Erase Suspend  BP Confirming Erase Suspend if data load in program buffer is complete, ELSE BP load 2 in Erase Suspend (Error [Botc] when count=0, ELSE BP load 2										Erase Suspend when count=0,	N/A											
	BP Confirm		ase Sus	spend (	Error [l	BotchBl	P])	ВР		1			Er	ase Su	sp (Err	or [Bot	ch BP]	)			<u> </u>			
BP in Erase Suspend	BP Busy	BP BUSY IN Erase Susp In Ers Susp Susp In Ers Susp Susp Susp Susp Susp Susp Susp Sus										Erase Susp												
pca	IS in BP Busy		_	_	_	_	_	_	_	ВР	Busy in	Erase	Suspen	nd	_	_	_	_	_		IS in Ers Susp			
	BP Susp	BP Susp in Ers Susp	IS in BP Susp in Ers Susp	BP Sus in Ei Susp	ase	Illegal in BP B Ers S	usy in	BP Busy in Ers Susp	usy BP Susp in Susp Susp in Ers Susp					IS in BP Busy in Erase Suspend			BP Susp in Ers Susp			BP Susp in Ers Susp	N/A			
	IS in BP Suspend		•	•				•	•	BP S	uspend	in Eras	e Susp	end										

Table 44: Next State Table for P3x-65nm (Sheet 3 of 3)

								mma	_				_	g Chi	p Ne	xt S	tate	1)			
Current	: Chip State	Array Read <sup>(3)</sup>	Word Pgm Setup (4,9)	BP Setup (8)	EFI Command Setup	Erase Setup <sup>(4,9)</sup>	BEFP Setup <sup>(6)</sup>	Confirm (7)	Pgm/Ers Suspend	Read Status	Clear SR <sup>(5)</sup>	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm <sup>(7)</sup>	Lock-down Blk Confirm (7)	Write ECR/RCR Confirm <sup>(7)</sup>	Block Address Change	Other Commands <sup>(2)</sup>	WSM Operation Completes
		(FFh)	(40h)	(E8h)	(EBh)	(20h)	(80h)	(D0h)	(B0)	(70h)	(50h)	(90h, 98h)	(60h)	(BCh)	. ,	(01h)	(2Fh)	(03h, 04h)		other	_
	EFI Setup Sub-function												Erase S Erase S								-
	Setup Sub-op-code				Cub f	ınction	Load	) in Ero								confirm	in Ero	co Cuci	and		
	Load 1 Sub-function Load 2	Sub-function Confirm in Erase Suspend if data load in program buffer is complete, ELSE Sub-function Load 2  Susp load in program buffer is complete, ELSE Sub-function Load 2  (Error   Botc   Complete   Botc   Botc									Sub-function Confirm if data load in program buffer is complete, ELSE Sub-function Load 2	N/A									
EFI in	Sub-function Confirm	E		uspend	(Error	[Botch]	])	S-fn					Er	ase Su	spend (	(Error [	Botch]	)			
Erase Suspend	Sub-function Busy	S-fn Busy in Ers Susp	IS in S-fn Busy in Ers Susp	S-fn E Ers Su	usy in Ispend	Illegal in S-fr in Ers	State Busy Susp	Busy in Ers	S-fn Susp in Ers Susp	S-fn	Busy i Susp	n Ers	IS in	S-fn Bi Ers Sus	usy in p	S-fn Busy in Ers Susp			N/A	S-fn Busy in Ers Susp	Erase Susp
	IS in Sub- function Busy									Sub-f	unction	Busy	in Ers S	Susp							IS in Ers Susp
	Sub-function Susp	S-fn Susp in Ers Susp	IS in S-fn Susp in Ers Susp	Suspe	fn end in Susp	in S-fr	State Busy Susp	S-fn Busy in Ers Susp	Suspe	-fn end in Susp	S-fn Susp in Ers Susp (Er bits clear)	S-fn Susp in Ers Susp		IS in S-fn Susp in Ers Susp Susp Susp					N/A	S-fn Susp in Ers Susp	N/A
	IS in Phase-1 Susp	Sub-Function Suspend in Erase Suspend																			
EFA Blo	CR/ECR/Lock ock Setup in Suspend	Erase Suspend (Lock Error [Botch])  Ers Susp (Error Bilk Lk-Lock Lock Lock Lock Lock Lock Lock Lock								Ers Susp (Error [Botch])	N/A										
	Setup		Read	ly (Err	or [Bo	tch])		BC Busy				Rea	dy (Err	or [Bot	ch])					Ready (Error [Botch])	N/A
Blank Check	Blank Check Busy	BC Busy	IS in BC Busy	BC I	Busy		n BC isy			Check			IS	in BC B	usy		BC Bus	у	N/A	BC Busy	Ready
	IS in Blank Check Busy								Е	3P Bus	У										
BEFP	Setup			ıdy (Err	-			Load Data							y (Erro	-					N/A
	BEFP Busy	BEFP	Prograi	m and \	erify B	usy (if	Block A	Address	given treated	matche d as da	s addre ta. (7)	ess give	en on B	EFP Se	tup cor	nmand	). Com	mands	Ready	BEFP Busy	Ready

Table 45: Output Next State Table for P3x-65nm

				Co	mman	d Inpu	it to (	Chip	and	Resu	lting	Out	put	MUX	Nex	t Sta	ate <sup>(1</sup>	)	
Current Chip State	Array Read (3)	Word Pgm Setup (4,9)	BP Setup (8)	(daa) EFI Command Setup	8) (4,9)	BEFP Setup (2) Confirm (7)	Pgm/Ers Suspend	Read Status	Clear SR (5)	Read ID/Query	Lock/RCR/ECR Setup	Blank Check	OTP Setup	Lock Blk Confirm (7)	Lock-down Blk Confirm (7)	A Write ECR/RCR Confirm (7)	Block Address Change	Other Commands (2)	WSM Operation Completes
BEFPSetup,	(FFII)	(4011)	(LOII)	(LDII)	(2011) (8	(D01	(60)	(7011)	(3011)	98h)	(0011)	(DCII)	(CUII)	(0111)	(ZFII)	04h)		outei	
BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, BP Setup, Load 1, Load 2 BP Setup, Load1, Load 2 - in Erase Susp. BP Confirm EFI Sub-function Confirm WordPgmSetup, Word Pgm Setup in Erase Susp, BP Confirm in Erase Suspend, EFI S-fn Confirm in Ers Susp, Blank Check Setup, Blank Check Busy Lock/RCR/ECR Setup,		Status Read ebus O										not Change							
Lock/RCR/ECR Setup in Erase Susp						S	tatu	s Re	ad							Array Read			s no
EFI S-fn Setup, Ld 1, Ld 2 EFI S-fn Setup, Ld1, Ld 2 - in Erase Susp.						(	Outp	ut M	UX	will	not	cha	nge						x does
BP Busy BP Busy in Erase Suspend EFI Sub-function Busy EFI Sub-fn Busy in Ers Susp Word Program Busy, Word Pgm Busy in Erase Suspend, OTP Busy Erase Busy	Status Read		atus ead	Status Read	Statu Reac	IS +	Does not Change	s Read	/ Read	Status Read	Sta	tus R	ead		Ou	itput	MUX Chan	does ge	Output MUX
Ready, Word Pgm Suspend, BP Suspend, Phase-1 BP Suspend, Erase Suspend, BP Suspend in Erase Suspend Phase-1 BP Susp in Ers Susp	Array Read	140		Output MUX doesn't Change	neac		Does no	Status	Array	ID/Query Read							CHUII	<b>5</b> ~	

#### Notes:

- IS refers to *Illegal State* in the Next State Table.
- 2. "Illegal commands" include commands outside of the allowed command set.
- 3.
- "Illegal commands" include commands outside of the allowed command set.

  The device defaults to "Read Array" on powerup.

  If a "Read Array" is attempted when the device is busy, the result will be "garbage" data (we should not tell the user that it will actually be Status Register data). The key point is that the output mux will be pointing to the "array", but garbage data will be output. "Read ID" and "Read Query" commands do the exact same thing in the device. The ID and Query data are located at different locations in the address map.

  The Clear Status command only clears the error bits in the Status Register if the device is not in the following modes: 1.

  WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes) 2. Suspend states (Erase Suspend, Pgm Suspend, Pgm Suspend In Erase Suspend).

  BEFP writes are only allowed when the Status Register bit #0 = 0 or else the data is ignored.

  Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register and Blank Check) perform the operation and then move to the Ready State.

  Buffered programming will botch when a different block address (as compared to the address given on the first data write cycle) is written during the BP Load1 and BP Load2 states.

  All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 4. 5.
- 6.
- 7.
- 8.
- All two cycle commands will be considered as a contiguous whole during device suspend states. Individual commands will 9. not be parsed separately. (I.e. If an erase set-up command is issued followed by a D0h command, the D0h command will not resume the program operation. Issuing the erase set-up places the CUI in an "illegal state". A subsequent command will clear the "illegal state", but the command will be otherwise ignored.

Apr 2010 Datasheet Order Number: 208033-02 86

### **Appendix B Conventions - Additional Documentation**

### **B.1** Acronyms

BEFP: Buffer Enhanced Factory Programming

CUI: Command User Interface
CFI: Common Flash Interface
EFI: Extended Function Interface

SBC : Single Bit per Cell

OTP: One-Time Programmable

PLR: one-time programmable Lock Register
PR: one-time programmable Register
RCR: Read Configuration Register
RFU: Reserved for Future Use

SR: Status Register
SRD: Status Register Data
WSM: Write State Machine

#### **B.2** Definitions and Terms

VCC : Signal or voltage connection  $V_{CC}$  : Signal or voltage level

 V<sub>CC</sub>:
 Signal or voltage level

 h:
 Hexadecimal number suffix

 0b:
 Binary number prefix

SR.4 : Denotes an individual register bit.

SR[3,1]: Denotes a group individual register bits. SR[3:1]: Denotes a group continuous register bits.

A[15:0]: Denotes a group of similarly named signals, such as address or data bus.

Exadecimal number prefix

A5: Denotes one element of a signal group membership, such as an individual address

bit.

Bit : Single Binary unit

Byte: Eight bits

Word : Two bytes, or sixteen bits

 Kbit:
 1024 bits

 KByte:
 1024 bytes

 KWord:
 1024 words

 Mbit:
 1,048,576 bits

 MByte:
 1,048,576 bytes

 MWord:
 1,048,576 words

K: 1,000

0x:

M : 1,000,000

A group of bits, bytes, or words within the flash memory array that erase simultaneously. Block:

Array block: An array block that is usually used to store code and/or data.

Datasheet 88 Apr 2010 Order Number: 208033-02

# **Appendix C Revision History**

Date	Revision	Description
Jun 2009	01	Initial release
Apr 2010	02	Update the buffered program performance, suspend latency, BEFP performance in Table 27, "Program and Erase Specifications" on page 58.  Update the 40Mhz spec for TSOP package in Table 25, "AC Read Specifications" on page 50.  Add t <sub>DVWH</sub> timing comments in Table 26, "AC Write Specifications" on page 54.  Reflect the program performance in CFI in Table 34, "System Interface Information" on page 64.  Update the URL for part number lookup.

Datasheet Apr 2010 89 Order Number: 208033-02

 Datasheet
 Apr 2010

 90
 Order Number: 208033-02

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

## Alliance Memory:

PC28F640P30BF65B PC28F640P30TF65A PC28F640P30BF65A PC28F640P30TF65B