ON Semiconductor

Is Now

Onsemi

To learn more about onsemi[™], please visit our website at <u>www.onsemi.com</u>

onsemi and ONSEMI. and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product factures, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and asfety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or by customer's technical experts. onsemi products and actal performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use onsemi products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi and its officers, employees, subsidiari



ON Semiconductor® FDD10AN06A0-F085

N-Channel PowerTrench[®] MOSFET 60V, 50A, 10.5m Ω

Features

- $r_{DS(ON)} = 9.4 m\Omega$ (Typ.), $V_{GS} = 10V$, $I_D = 50A$
- Q_q(tot) = 28nC (Typ.), V_{GS} = 10V
- Low Miller Charge
- Low Qrr Body Diode
- UIS Capability (Single Pulse and Repetitive Pulse)
- Qualified to AEC Q101
- RoHS Compliant

Formerly developmental type 82560



Sole RoHS CON

Applications

- Motor / Body Load Control
- ABS Systems
- Powertrain Management
- Injection Systems
- DC-DC converters and Off-line UPS
- Distributed Power Architectures and VRMs
- Primary Switch for 12V and 24V systems



MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain to Source Voltage	60	V
V _{GS}	Gate to Source Voltage	±20	V
I _D	Drain Current		
	Continuous ($T_C < 115^{\circ}C$, $V_{GS} = 10V$)	50	А
	Continuous ($T_{amb} = 25^{\circ}C$, $V_{GS} = 10V$, with $R_{\theta JA} = 52^{\circ}C/W$)	11	A
	Pulsed	Figure 4	A
E _{AS}	Single Pulse Avalanche Energy (Note 1)	429	mJ
	Power dissipation	135	W
P _D	Derate above 25°C	0.9	W/ºC
T _J , T _{STG}	Operating and Storage Temperature	-55 to 175	°C

Thermal Characteristics


$R_{ extsf{ heta}JC}$	Thermal Resistance Junction to Case TO-252	1.11	°C/W
$R_{ extsf{ heta}JA}$	Thermal Resistance Junction to Ambient TO-252	100	°C/W
R_{\thetaJA}	Thermal Resistance Junction to Ambient TO-252, 1in ² copper pad area	52	°C/W


This product has been designed to meet the extreme test conditions and environment demanded by the automotive industry. For a copy of the requirements, see AEC Q101 at: http://www.aecouncil.com/

All ON Semiconductor products are manufactured, assembled and tested under ISO9000 and QS9000 quality systems certification.


EDD40	Marking	Device	Package Reel Size		Tape Width		Quantity	
FDD10AN06A0 FDD10AN06A0-F085			TO-252AA 330mm		16mm		2500 units	
Electric	al Char	acteristics T _c = 25°C	unless otherwi	se noted				
Symbol Parameter				Test Conditions		Тур	Max	Units
Off Chara	acteristic	S						
B _{VDSS}	Drain to S	ource Breakdown Voltage	I _D = 250μA,	$I_{D} = 250 \mu A, V_{GS} = 0 V$		-	-	V
	Zero Gate Voltage Drain Current		$V_{DS} = 50V$ $V_{GS} = 0V$ $T_{C} = 150^{\circ}C$		-	-	1	^
DSS					-	-	250	250 μA
GSS	Gate to So	ource Leakage Current	$V_{GS} = \pm 20V$	$V_{GS} = \pm 20V$			±100	nA
)n Chara	cteristics	5						
V _{GS(TH)}	Gate to Source Threshold Voltage		$V_{GS} = V_{DS},$	$l_{p} = 250 \mu A$	2	-	4	V
- GS(1H)			$I_D = 50A, V_C$		-	0.0094	0.0105	v
DS(ON)	Drain to S	ource On Resistance	$I_{\rm D} = 50$ A, $V_{\rm C}$					Ω
- (- · · /			$T_{\rm J} = 175^{\rm o}{\rm C}$	· · ·	-	0.020	0.023	
CISS	Characte	acitance	V _{DS} = 25V,	$V_{00} = 0 V$	-	1840	-	pF
C _{OSS}	Output Ca		$v_{DS} = 25v$, f = 1MHz	$v_{GS} = 0v$,	-	340	-	pF
C _{RSS}		ransfer Capacitance		[-	110	-	pF
ג _{g(TOT)}		Charge at 10V	$V_{GS} = 0V$ to			28	37	nC
	Threshold	Gate Charge	$V_{GS} = 0V \text{ to } 2V$ $V_{DD} = 30V$			2 5	16	
Q _{g(TH)}			$v_{GS} = 0 v l 0$		-	3.5	4.6	nC
Q _{gs}	Gate to So	ource Gate Charge	V _{GS} = 0 V to	$I_D = 50A$	-	9.8	-	nC
Q _{gs} Q _{gs2}	Gate to So Gate Char	ource Gate Charge rge Threshold to Plateau	V _{GS} = 0 V to		-	9.8 6.4	-	nC nC
Q _{gs} Q _{gs2} Q _{gd}	Gate to So Gate Char Gate to D	ource Gate Charge rge Threshold to Plateau rain "Miller" Charge		$I_D = 50A$	-	9.8	-	nC
ଦୁ _{gs} ଦୁ _{gs2} ଦୁ _{gd}	Gate to So Gate Char Gate to D	ource Gate Charge rge Threshold to Plateau		$I_D = 50A$	-	9.8 6.4	-	nC nC
വ _{gs} വ _{gs2} വ _{gd} Switching	Gate to So Gate Char Gate to D	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V)		$I_D = 50A$	-	9.8 6.4	-	nC nC
2 _{gs} 2 _{gs2} 2 _{gd} Switching	Gate to So Gate Chai Gate to Do g Charact Turn-On T Turn-On D	ource Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) Time Delay Time		$I_D = 50A$		9.8 6.4 7.8 - 8		nC nC nC
Q _{gs} Q _{gs2} Q _{gd} Switching ON d(ON)	Gate to So Gate Chai Gate to Do g Charact Turn-On T Turn-On D Rise Time	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) Time Delay Time	V _{DD} = 30V, I	$I_D = 50A$ $I_g = 1.0mA$ D = 50A		9.8 6.4 7.8 - 8 79		nC nC nC
Q _{gs} Q _{gs2} Q _{gd} Switching ton ton tr tr tr td(OFF)	Gate to So Gate Chai Gate to Di g Charact Turn-On T Turn-On D Rise Time Turn-Off D	ource Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) Time Delay Time		$I_D = 50A$ $I_g = 1.0mA$ D = 50A		9.8 6.4 7.8 - 8 79 32		nC nC nC ns ns ns ns
Q _{gs} Q _{gs2} Q _{gd} Switching GON id(ON) ir id(OFF)	Gate to So Gate Chai Gate to Di Charact Turn-On T Turn-On D Rise Time Turn-Off D Fall Time	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) "ime Delay Time Delay Time	V _{DD} = 30V, I	$I_D = 50A$ $I_g = 1.0mA$ D = 50A		9.8 6.4 7.8 - 8 79	- - - 131 - - - -	nC nC nC ns ns ns ns ns
Q _{gs} Q _{gs2} Q _{gd} Switching ON d(ON) r d(OFF) f	Gate to So Gate Chai Gate to Di g Charact Turn-On T Turn-On D Rise Time Turn-Off D	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) "ime Delay Time Delay Time	V _{DD} = 30V, I	$I_D = 50A$ $I_g = 1.0mA$ D = 50A		9.8 6.4 7.8 - 8 79 32	- - - 131 - - -	nC nC nC ns ns ns ns
Q _{gs} Q _{gs2} Q _{gd} Switching ON d(ON) r d(OFF) f f OFF	Gate to So Gate Chai Gate to Di Charact Turn-On T Turn-On D Rise Time Turn-Off D Fall Time Turn-Off T	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) "ime Delay Time Delay Time	V _{DD} = 30V, I	$I_D = 50A$ $I_g = 1.0mA$ D = 50A		9.8 6.4 7.8 - 8 79 32	- - - 131 - - - -	nC nC nC ns ns ns ns ns
Q _{gs} Q _{gs2} Q _{gd} Switching on d(ON) r d(OFF) f f OFF Drain-Sou	Gate to So Gate Chai Gate to Di g Charact Turn-On T Turn-On D Rise Time Turn-Off D Fall Time Turn-Off T	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) "ime Delay Time Delay Time Time Eleay Time	V _{DD} = 30V, I	$I_D = 50A$ $I_g = 1.0mA$ D = 50A		9.8 6.4 7.8 - 8 79 32	- - - 131 - - - -	nC nC nC ns ns ns ns ns
Q _{gs} Q _{gs2} Q _{gd} Switchinų ton ton tr tr tr tr tr tr tr tr tr tr tr tr tr	Gate to So Gate Char Gate to Di g Charact Turn-On T Turn-On E Rise Time Turn-Off E Fall Time Turn-Off T urce Dioc Source to	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) ime Delay Time Delay Time ime de Characteristics Drain Diode Voltage	$V_{DD} = 30V, I$ $V_{GS} = 10V,$ $I_{SD} = 50A$ $I_{SD} = 25A$	$I_{D} = 50A$ $I_{g} = 1.0mA$ D = 50A $R_{GS} = 10\Omega$	- - - - - - - - - - - - - - -	9.8 6.4 7.8 - 8 79 32 32 32 -	- - - - - - - - 97	nC nC nS ns ns ns ns ns ns
Q _{gs} Q _{gs2} Q _{gd} Switching on d(ON) r d(OFF) f f OFF Drain-Sou	Gate to So Gate Chai Gate to Di Charact Turn-On T Turn-On D Rise Time Turn-Off D Fall Time Turn-Off T Urce Dioc Source to Reverse F	purce Gate Charge rge Threshold to Plateau rain "Miller" Charge teristics (V _{GS} = 10V) "ime Delay Time Delay Time Time Eleay Time	$V_{DD} = 30V, I$ $V_{GS} = 10V,$ $I_{SD} = 50A$ $I_{SD} = 25A$ $I_{SD} = 50A, d$	$I_D = 50A$ $I_g = 1.0mA$ D = 50A	- - - - - - - - - - - - - -	9.8 6.4 7.8 - 8 79 32 32 32 -	- - - - - - - 97	nC nC nC ns ns ns ns ns vs V

www.onsemi.com 2






FDD10AN06A0-F085 N-Channel PowerTrench[®] MOSFET



www.onsemi.com 5



100

75

50

25

0.01

(0.0645)

0.1

(0.645)

R_{0.JA} (°C/W)

The maximum rated junction temperature, $T_{\text{JM}},$ and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta,JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the TO-252 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of PDM is complex and influenced by many factors:

- 1. Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

ON Semiconductor provides thermal information to assist the designer's preliminary application evaluation. Figure 21

defines the $\mathsf{R}_{\theta,\mathsf{IA}}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the ON Semiconductor device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 21 or by calculation using Equation 2 or 3. Equation 2 is used for copper area defined in inches square and equation 3 is for area in centimeters square. The area, in square inches or square centimeters is the top copper area including the gate and source pads.

$$R_{\Theta JA} = 33.32 + \frac{23.84}{(0.268 + Area)}$$
 (EQ. 2)

Area in Inches Squared

$$R_{\theta JA} = 33.32 + \frac{154}{(1.73 + Area)}$$
(EQ. 3)

Area in Centimeters Squared

www.onsemi.com 7

10

(64.5)

33.32+ 23.84/(0.268+Area) EQ.2

33.32+ 154/(1.73+Area) EQ.3


1

(6.45)


AREA, TOP COPPER AREA in² (cm²)

Figure 21. Thermal Resistance vs Mounting


Pad Area



SABER Electrical Model



FDD10AN06A0-F085 N-Channel PowerTrench[®] MOSFET



www.onsemi.com 10

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor haves, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such uninten

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

onsemi: FDD10AN06A0