

### Revision History AS4C8M16D1A - 66-pin TSOPII PACKAGE

Revision	Details	Date
Rev 1.1	Preliminary datasheet	July 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Confidential - 1/66 - Rev.1.1 July 2015



#### **Features**

- Fast clock rate: 200MHz
- Operating temperature:
- Commercial (0~70°C)
- Industrial (-40~85°C)
- Differential Clock CK & CK input
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 2M x 16-bit for each bank
- Programmable Mode and Extended Mode registers
- CAS Latency: 2, 2.5, 3
- Burst length: 2, 4, 8
- Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 4096 refresh cycles / 64ms
- Precharge & active power down
- Power supplies: VDD & VDDQ = 2.5V ± 0.2V
- Interface: SSTL 2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch
  - Pb free and Halogen free

#### Overview

The **128Mb DDR AS4C8M16D1 SDRAM** is a high-speed CMOS double data rate synchronous DRAM containing 128 Mbits. It is internally configured as a quad 2M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and  $\overline{\text{CK}}$ .

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The DDR SDRAM provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, The DDR SDRAM features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and high performance.

Table 1. Ordering Information


Table II elacing information							
Product part No	Clock	Temperature	Data Rate	Package			
AS4C8M16D1A-5TCN	200MHz	Commercial 0°C to 70°C	400Mbps/pin	66pin TSOPII			
AS4C8M16D1A-5TIN	200MHz	Industrial -40°C to 85°C	400Mbps/pin	66pin TSOPII			

Figure 1. Pin Assignment (Top View)

VDD 🗀	10	66		VSS
DQ0	2	65		DQ15
VDDQ 🗀	3	64		VSSQ
DQ1 🗀	4	63		DQ14
DQ2 🗀	5	62		DQ13
VSSQ 🗀	6	61		VDDQ
DQ3 🗀	7	60		DQ12
DQ4 🗀	8	59		DQ11
VDDQ 🗀	9	58		VSSQ
DQ5 🗀	10	57		DQ10
DQ6 🗀	11	56		DQ9
VSSQ 🗀	12	55		VDDQ
DQ7 🗀	13	54		DQ8
NC $\square$	14	53		NC
VDDQ	15	52		VSSQ
LDQS 🗀	16	51		UDQS
NC	17	50		NC
VDD	18	49		VREF
NC	19	48		VSS
LDM 🗀	20	47		UDM
WE $\square$	21	46		CK
CAS 🗀	22	45		CK
RAS 🗀	23	44		CKE
CS □	24	43		NC
NC	25	42		NC
ВА0 🗔	26	41		A11
BA1 🗔	27	40		A9
A10/AP	28	39		A8
A0	29	38		A7
A1	30	37		A6
A2	31	36		A5
A3	32	35		A4
VDD	33	34		VSS
			-	



Figure 2. Block Diagram





### **Pin Descriptions**

**Table 2. Pin Details** 

Symbol	Туре	Description
CK, CK	Input	<b>Differential Clock:</b> CK, $\overline{CK}$ are driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. Both CK and $\overline{CK}$ increment the internal burst counter and controls the output registers.
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
BA0, BA1	Input	<b>Bank Activate:</b> BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
A0-A11	Input	Address Inputs: A0-A11 are sampled during the BankActivate command (row address A0-A11) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge).
CS	Input	Chip Select: $\overline{CS}$ enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when $\overline{CS}$ is sampled HIGH. $\overline{CS}$ provides for external bank selection on systems with multiple banks. It is considered part of the command code.
RAS	Input	<b>Row Address Strobe:</b> The $\overline{RAS}$ signal defines the operation commands in conjunction with the $\overline{CAS}$ and $\overline{WE}$ signals and is latched at the positive edges of CK. When $\overline{RAS}$ and $\overline{CS}$ are asserted "LOW" and $\overline{CAS}$ is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the $\overline{WE}$ signal. When the $\overline{WE}$ is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the $\overline{WE}$ is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.
CAS	Input	<b>Column Address Strobe:</b> The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW," the column access is started by asserting $\overline{\text{CAS}}$ "LOW." Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW".
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.
LDQS,	Input /	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data
UDQS	Output	Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.
LDM, UDM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.
DQ0 - DQ15	Input / Output	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.
VDD	Supply	Power Supply: +2.5V ± 0.2V



VSS	Supply	Ground
VDDQ	Supply	<b>DQ Power:</b> $+2.5V \pm 0.2V$ . Provide isolated power to DQs for improved noise immunity.
VSSQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5*V <sub>DDQ</sub>
NC	-	No Connect: No internal connection, these pins suggest to be left unconnected.

Confidential - 6/66 - Rev.1.1 July 2015



#### **Operation Mode**

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))

Command	State	CKE <sub>n-1</sub>	CKEn	DM	BA0,1	A10	A0-9,11	CS	RAS	CAS	WE
BankActivate	Idle <sup>(3)</sup>	Н	Х	Χ	V	Row	address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Χ	V	L	Χ	L	L	Ι	L
PrechargeAll	Any	Н	Х	Χ	Х	Ι	Χ	L	L	Ι	L
Write	Active <sup>(3)</sup>	Н	Х	Χ	V	L	Column address	L	Н	L	L
Write and AutoPrecharge	Active <sup>(3)</sup>	Н	Χ	Χ	V	Н	(A0 ~ A8)	L	Н	L	L
Read	Active <sup>(3)</sup>	Н	Х	Χ	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active <sup>(3)</sup>	Н	Χ	Χ	V	Н	address (A0 ~ A8)	L	Н	L	Н
Mode Register Set	Idle	Н	Χ	Χ	(	OP co	ode	L	L	L	L
Extended MRS	Idle	Н	Χ	Χ	(	OP co	ode	Ш	L	L	L
No-Operation	Any	Н	Χ	Χ	Χ	Х	Χ	L	Н	Ι	Н
Burst Stop	Active <sup>(4)</sup>	Н	Х	Χ	Χ	Х	Χ	L	Н	Н	L
Device Deselect	Any	Н	Х	Χ	Χ	Х	Χ	Η	Х	Χ	Χ
AutoRefresh	Idle	Н	Н	Χ	Χ	Х	X	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Χ	Χ	Х	Χ	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Χ	Х	Х	X	Η	Х	Χ	Χ
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode	Idle	Н	L	Χ	Х	Χ	X	Н	Х	Χ	Х
Entry								L	Н	Н	Н
Precharge Power Down Mode	Any	L	Н	Χ	Х	Х	Χ	Н	Х	Χ	Χ
Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode Entry	Active	Н	L	Χ	Х	Х	Χ	Н	Χ	Χ	Χ
								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Х	Х	Х	Χ	Н	Х	Χ	Χ
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Х	L	Х	Χ	Х	Χ	Х	Χ	Х
Data Input Mask Enable(5)	Active	Н	Χ	Н	Х	Χ	Х	Χ	Х	Χ	Х

**Note:** 1. V=Valid data, X=Don't Care, L=Low level, H=High level


2.  $CKE_n$  signal is input level when commands are provided.  $CKE_{n-1}$  signal is input level one clock cycle before the commands are provided.

- 3. These are states of bank designated by BA signal.
- 4. Device state is 2, 4, and 8 burst operation.
- 5. LDM and UDM can be enabled respectively.



#### **Mode Register Set (MRS)**

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A11 and BA0, BA1 in the same cycle in which  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.



#### • Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, and 8.

**Table 5. Burst Length** 

	_		
A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4, and 8.

**Table 6. Addressing Mode** 

А3	Addressing Mode			
0	Sequential			
1	Interleave			

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

**Table 7. Burst Address ordering** 

Burst	Sta	art Addre	ess	Seguential	Interleave
Length	A2	A1	A0	Sequential	interieave
2	Х	Х	0	0, 1	0, 1
2	Х	Х	1	1, 0	1, 0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2
4	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	Χ	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field.

tcac(min) ≤ CAS Latency X tck

Table 8. CAS Latency

A6	A5	A4	CAS Latency		
0	0	0	Reserved		
0	0	1	Reserved		
0	1	0	2 clocks		
0	1	1	3 clocks		
1	0	0	Reserved		
1	0	1	Reserved		
1	1	0	2.5 clocks		
1	1	1	Reserved		



• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

**Table 9. Test Mode** 

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset
Х	1	Test mode

• (BA0, BA1)


#### Table 10. MRS/EMRS

BA1	BA0	A11 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

#### **Extended Mode Register Set (EMRS)**

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The extended mode register is written by asserting low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$ . The state of A0, A2 ~ A5, A7 ~ A11and BA1 is written in the mode register in the same cycle as  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ , and  $\overline{WE}$  going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap



Confidential - 10/66 - Rev.1.1 July 2015



**Table 12. Absolute Maximum Rating** 

Symbol	ltem		Rating -5	Unit
VIN, VOUT	I/O Pins Voltage		- 0.5~VDDQ + 0.5	V
Vin	VREF and Inputs Voltage		- 1~3.6	V
Vdd, Vddq	Power Supply Voltage		- 1~3.6	V
<b>-</b>	Ambient Temperature	Commercial	0~70	∞C
TA	Ambient Temperature	Industrial	-40~85	∞C
Tstg	Storage Temperature		- 55~150	∞C
PD	Power Dissipation		1	W
los	Short Circuit Output Current		50	mA

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage of the devices

Note2: These voltages are relative to Vss

Table 13. Recommended D.C. Operating Conditions (VDD = 2.5V±0.2V, TA = -40~85°C)

Symbol	Parameter	Min.	Max.	Unit
VDD	Power Supply Voltage	2.3	2.7	V
Vddq	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
VREF	Input Reference Voltage	0.49 * V <sub>DDQ</sub>	0.51 * V <sub>DDQ</sub>	V
VTT	Termination Voltage	VREF - 0.04	VREF + 0.04	V
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	VDDQ + 0.3	V
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V
Vin (DC)	Input Voltage Level, CK and $\overline{CK}$ inputs	-0.3	VDDQ + 0.3	V
lı	Input Leakage current, Any input 0V ≤ VIN ≤ VDD (All other pins not under test = 0 V)	-2	2	μΑ
loz	Output Leakage current	-5	5	μΑ
Іон	Output High Current (V <sub>OUT</sub> = 1.95V)	-16.2	-	mA
loL	Output Low Current (V <sub>OUT</sub> = 0.35V)	16.2	-	mA

Table 14. Capacitance ( $V_{DD} = 2.5V$ , f = 1MHz,  $T_A = 25$  °C)

Symbol	Parameter	Min.	Max.	Unit
C <sub>IN1</sub>	Input Capacitance (CK, CK)	2	3	pF
CIN2	Input Capacitance (All other input-only pins)	2	3	pF
CI/O	DQ, DQS, DM Input/Output Capacitance	4	5	pF


Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested



## Table 15. D.C. Characteristics ( $V_{DD} = 2.5V \pm 0.2V$ , $T_A = -40 - 85$ °C)

December 0 Total Oct 1995	0	-5	
Parameter & Test Condition	Symbol	Max.	Unit
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC (min); tCκ=tCκ(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	55	mA
<b>OPERATING CURRENT :</b> One bank; Active-Read-Precharge; BL=4; tRC=tRC(min); tCκ=tCκ(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	65	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	5	mA
IDLE STANDLY CURRENT : CKE = HIGH;	IDD2N	30	mA
<b>ACTIVE POWER-DOWN STANDBY CURRENT</b> : one bank active; powerdown mode; CKE=LOW; tcK=tcK(min)	IDD3P	17	mA
ACTIVE STANDBY CURRENT: $\overline{CS}$ =HIGH;CKE=HIGH; one bank active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle		40	mA
<b>OPERATING CURRENT BURST READ :</b> BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tcκ=tcκ(min); lout=0mA;50% of data changing on every transfer	IDD4R	100	mA
<b>OPERATING CURRENT BURST Write :</b> BL=2; WRITES; Continuous Burst ;one bank active; address and control inputs changing once per clock cycle; tcK=tcK(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	100	mA
AUTO REFRESH CURRENT: trc=trfc(min); tck=tck(min)	IDD5	70	mA
SELF REFRESH CURRENT: Self Refresh Mode ; CKE≦0.2V;tcκ=tcκ(min)		2	mA
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4; with Auto Precharge; tRc=tRc(min); tCκ=tCκ(min); Address and control inputs change only during Active, READ, or WRITE command		140	mA

Figure 3: Timing Waveform for IDD7 Measurement at 200 MHz CK Operation



Confidential - 12/66 - Rev.1.1 July 2015



Table 16. Electrical AC Characteristics (V<sub>DD</sub> = 2.5V±0.2V, T<sub>A</sub> = -40~85°C)

Cumbal	Paramatar		-5		Unit
Symbol	Parameter		Min	Max	Unit
		CL=2	7.5	12	ns
tcĸ	Clock cycle time	CL=2.5	6	12	ns
		CL = 3	5	12	ns
tсн	Clock high level width		0.45	0.55	tcĸ
tcL	Clock low level width		0.45	0.55	tск
tDQSCK	DQS-out access time from CK, $\overline{\text{CK}}$		-0.6	0.6	ns
tAC	Output access time from CK, $\overline{\text{CK}}$		-0.7	0.7	ns
toqsq	DQS-DQ Skew		-	0.4	ns
trpre	Read preamble		0.9	1.1	tcĸ
<b>t</b> RPST	Read postamble		0.4	0.6	tcĸ
togss	CK to valid DQS-in		0.72	1.25	tcĸ
twpres	DQS-in setup time		0	-	ns
twpre	DQS write preamble		0.25	-	tcĸ
twpst	DQS write postamble		0.4	0.6	tcĸ
t <sub>DQSH</sub>	DQS in high level pulse width		0.35	-	tск
togsl	DQS in low level pulse width		0.35	-	tcĸ
tıs	Address and Control input setup time	l.	0.7	-	ns
tıн	Address and Control input hold time		0.7	-	ns
tos	DQ & DM setup time to DQS		0.4	-	ns
<b>t</b> DH	DQ & DM hold time to DQS		0.4	-	ns
t <sub>HP</sub>	Clock half period		tclmin or tchmin	-	ns
tqн	DQ/DQS output hold time from DQS		thp - t <sub>QHS</sub>	-	ns
trc	Row cycle time		55	-	ns
trfc	Refresh row cycle time		70	-	ns
tras	Row active time		40	70K	ns
trcd	Active to Read or Write delay		15	-	ns
t <sub>RP</sub>	Row precharge time		15	-	ns
trrd	Row active to Row active delay		10	-	ns
twr	Write recovery time		15	-	ns
tmrd	Mode register set cycle time		2	-	tcĸ
tDAL	Auto precharge write recovery + Prec	charge time	twr + trp	-	tcĸ
txsrd	Self refresh exit to read command de	lay	200	-	tcĸ
trefi	Refresh interval time		-	15.6	μS
tıpw	Control and Address input pulse widtl	h	2.2	-	ns
tDIPW	DQ & DM input pulse width (for each	input)	1.75	-	ns
tHZ	Data-out high-impedance window from	m CK, CK	-	0.7	ns
t <sub>LZ</sub>	Data-out low-impedance window from	n CK, CK	-0.7	0.7	ns
t <sub>QHS</sub>	Data Hold Skew Factor			0.5	ns
toss	DQS falling edge to CK rising – setup time		0.2	_	tcĸ
tosh	DQS falling edge to CK rising – hold t	time	0.2	-	tcĸ
twtr		Internal Write to Read command delay		-	tcĸ
txsnr	Exit Self-Refresh to non-Read command		75	-	ns

Confidential - 13/66 - Rev.1.1 July 2015



#### Table 17. Recommended A.C. Operating Conditions (VDD = 2.5V±0.2V, TA = -40~85°C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	VREF – 0.31	V
VID (AC)	Input Different Voltage, CK and $\overline{\text{CK}}$ inputs	0.7	VDDQ + 0.6	V
Vıx (AC)	Input Crossing Point Voltage, CK and $\overline{\text{CK}}$ inputs	0.5 * VDDQ-0.2	0.5 * VDDQ+0.2	V


#### Note:

- 1. All voltages are referenced to Vss.
- 2. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tck and tRC. Input signals are changed one time during tck.
- 3. Power-up sequence is described in Note 5.
- 4. A.C. Test Conditions

#### Table 18. SSTL \_2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ	
Output Load	Reference to the Test Load	
Input Signal Levels(VIH / VIL)	Vref+0.31 V / Vref-0.31V	
Input Signals Slew Rate	1 V/ns	
Reference Level of Input Signals	0.5 * VDDQ	

Figure 4. SSTL\_2 A.C. Test Load



Confidential - 14/66 - Rev.1.1 July 2015



#### 5. Power up Sequence

Power up must be performed in the following sequence.


- 1) Apply power to  $V_{DD}$  before or at the same time as  $V_{DDQ}$ ,  $V_{TT}$  and  $V_{REF}$  when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

Confidential - 15/66 - Rev.1.1 July 2015



#### **Timing Waveforms**

Figure 5. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address





Figure 6. tRCD and tRRD Definition





Figure 7. READ Command




CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge





Figure 8. Read Burst Required CAS Latencies (CL=2)




DO n=Data Out from column n

**Burst Length=4** 

 ${\bf 3}$  subsequent elements of Data Out appear in the programmed order following DO  ${\bf n}$ 



#### Read Burst Required CAS Latencies (CL=2.5)



DO n=Data Out from column n


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n





#### Read Burst Required CAS Latencies (CL=3)



DO n=Data Out from column n


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n





Figure 9. Consecutive Read Bursts Required CAS Latencies (CL=2)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)

3 subsequent elements of Data Out appear in the programmed order following DO n


 $3\ (or\ 7)$  subsequent elements of Data Out appear in the programmed order following DO o

Read commands shown must be to the same device





#### Consecutive Read Bursts Required CAS Latencies (CL=2.5)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





#### Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)


Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o

3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





Figure 10. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)



DO n (or o)=Data Out from column n (or column o)


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO  $\sigma$ 





#### Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)  $\,$ 





#### Non-Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO  $\sigma$ 





Figure 11. Random Read Accesses Required CAS Latencies (CL=2)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks





#### Random Read Accesses Required CAS Latencies (CL=2.5)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks





#### Random Read Accesses Required CAS Latencies (CL=3)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks





Figure 12. Terminating a Read Burst Required CAS Latencies (CL=2)



DO n = Data Out from column n


Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n





#### Terminating a Read Burst Required CAS Latencies (CL=2.5)



DO n = Data Out from column n


Cases shown are bursts of 8 terminated after 4 data elements

 $3\ subsequent\ elements\ of\ Data\ Out\ appear\ in\ the\ programmed\ order\ following\ DO\ n$ 





#### Terminating a Read Burst Required CAS Latencies (CL=3)



DO n = Data Out from column n


Cases shown are bursts of 8 terminated after 4 data elements

3 subsequent elements of Data Out appear in the programmed order following DO n





Figure 13. Read to Write Required CAS Latencies (CL=2)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





#### Read to Write Required CAS Latencies (CL=2.5)



DO n (or o)= Data Out from column n (or column o)


Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)

1 subsequent element of Data Out appears in the programmed order following DO n Data in elements are applied following DI o in the programmed order





#### Read to Write Required CAS Latencies (CL=3)



DO n (or o)= Data Out from column n (or column o)

Burst Length= 4 in the cases shown (applies for bursts of 8 as well; if burst length is 2, the BST command shown can be NOP)


1 subsequent element of Data Out appears in the programmed order following DO n

Data in elements are applied following DI o in the programmed order





Figure 14. Read to Precharge Required CAS Latencies (CL=2)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





#### Read to Precharge Required CAS Latencies (CL=2.5)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8

3 subsequent elements of Data Out appear in the programmed order following DO  $\boldsymbol{n}$ 

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





#### Read to Precharge Required CAS Latencies (CL=3)



DO n = Data Out from column n

Cases shown are either uninterrupted bursts of 4, or interrupted bursts of 8 3 subsequent elements of Data Out appear in the programmed order following DO n

Precharge may be applied at (BL/2) tCK after the READ command


Note that Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

The Active command may be applied if tRC has been met





Figure 15. Write Command




CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge





#### Figure 16. Write Max DQSS



DI n = Data In for column n

3 subsequent elements of Data In are applied in the programmed order following DI  $\boldsymbol{n}$ 


A non-interrupted burst of 4 is shown

 ${\bf A10~is~LOW~with~the~WRITE~command~(AUTO~PRECHARGE~disabled)}$ 





#### Figure 17. Write Min DQSS



DI n = Data In for column n

 ${\bf 3}$  subsequent elements of Data In are applied in the programmed order following DI  ${\bf n}$ 


A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled)





Figure 18. Write Burst Nom, Min, and Max tDQSS



DI n = Data In for column n


3 subsequent elements of Data are applied in the programmed order following DI n A non-interrupted burst of 4 is shown

A10 is LOW with the WRITE command (AUTO PRECHARGE disabled) DM=UDM & LDM  $\,$ 

Don't Care



Figure 19. Write to Write Max tDQSS



DI n, etc. = Data In for column n,etc.

3 subsequent elements of Data In are applied in the programmed order following DI n


 ${f 3}$  subsequent elements of Data In are applied in the programmed order following DI o Non-interrupted bursts of 4 are shown

DM= UDM & LDM





Figure 20. Write to Write Max tDQSS, Non Consecutive



DI n, etc. = Data In for column n, etc.

3 subsequent elements of Data In are applied in the programmed order following DI n

 ${\bf 3}$  subsequent elements of Data In are applied in the programmed order following DI o


Non-interrupted bursts of 4 are shown

DM= UDM & LDM





Figure 21. Random Write Cycles Max tDQSS



DI n, etc. = Data In for column n, etc.

n', etc. = the next Data In following DI n, etc. according to the programmed burst order Programmed Burst Length 2, 4, or 8 in cases shown


If burst of 4 or 8, the burst would be truncated

Each WRITE command may be to any bank and may be to the same or different devices DM = UDM & LDM





Figure 22. Write to Read Max tDQSS Non Interrupting



DI n, etc. = Data In for column n, etc.

 ${f 1}$  subsequent elements of Data In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWTR is referenced from the first positive CK edge after the last Data In Pair


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= UDM & LDM

Don't Care



Figure 23. Write to Read Max tDQSS Interrupting



DI n, etc. = Data In for column n, etc.

1 subsequent elements of Data In are applied in the programmed order following DI n

An interrupted burst of 8 is shown, 2 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair

A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank  ${\bf r}$ 

DM= UDM & LDM







Figure 24. Write to Read Max tDQSS, ODD Number of Data, Interrupting



DI n = Data In for column n

An interrupted burst of 8 is shown, 1 data elements are written

tWTR is referenced from the first positive CK edge after the last Data In Pair (not the last desired Data In element)


A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)

The READ and WRITE commands are to the same devices but not necessarily to the same bank DM= UDM & LDM





Figure 25. Write to Precharge Max tDQSS, NON-Interrupting



DI n = Data In for column n


 $\bf 1$  subsequent elements of Data  $\,$  In are applied in the programmed order following DI n A non-interrupted burst of 2 is shown

tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled) DM= UDM & LDM





Figure 26. Write to Precharge Max tDQSS, Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 2 data elements are written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


\*1 = can be don't care for programmed burst length of 4

\*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM





Figure 27. Write to Precharge Max tDQSS, ODD Number of Data Interrupting



DI n = Data In for column n

An interrupted burst of 4 or 8 is shown, 1 data element is written tWR is referenced from the first positive CK edge after the last Data In Pair A10 is LOW with the WRITE command (AUTO PRECHARGE is disabled)


\*1 = can be don't care for programmed burst length of 4

\*2 = for programmed burst length of 4, DQS becomes don't care at this point DM= UDM & LDM





#### Figure 28. Precharge Command










Figure 29. Power-Down




Don't Care

Figure 30. Clock Frequency Change in Precharge



Confidential - 52/66 - Rev.1.1 July 2015

Figure 31. Data input (Write) Timing




DI n = Data In for column n

**Burst Length = 4 in the case shown** 

3 subsequent elements of Data In are applied in the programmed order following DI  $\boldsymbol{n}$ 




Figure 32. Data Output (Read) Timing



**Burst Length = 4 in the case shown** 



Figure 33. Initialize and Mode Register Sets




<sup>\*=</sup>VTT is not applied directly to the device, however tVTD must be greater than or equal to zero to avoid device latch-up.

\*\*= tMRD is required before any command can be applied, and 200 cycles of CK are required before any executable command can be applied the two auto Refresh commands may be moved to follow the first MRS but precede the second PRECHARGE ALL command.

Confidential - 54/66 - Rev.1.1 July 2015



Figure 34. Power Down Mode




No column accesses are allowed to be in progress at the time Power-Down is entered \*=If this command is a PRECHARGE ALL (or if the device is already in the idle state) then the Power-Down mode shown is Precharge Power Down. If this command is an ACTIVE (or if at least one row is already active) then the Power-Down mode shown is active Power Down.





Figure 35. Auto Refresh Mode




\* = " Don't Care", if A10 is HIGH at this point; A10 must be HIGH if more than one bank is active (i.e., must precharge all active banks)
PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address, AR = AUTOREFRESH
NOP commands are shown for ease of illustration; other valid commands may be possible after tRFC
DM, DQ and DQS signals are all " Don't Care" /High-Z for operations shown



 Confidential
 - 56/66 Rev.1.1
 July 2015



Figure 36. Self Refresh Mode




<sup>\* =</sup> Device must be in the " All banks idle" state prior to entering Self Refresh mode

<sup>\*\*\* =</sup> tXSNR is required before any non-READ command can be applied, and tXSRD (200 cycles of CK) is required before a READ command can be applied.





Figure 37. Read without Auto Precharge



DO n = Data Out from column n

Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO n

DIS AP = Disable Autoprecharge

\* = " Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$ 


 $NOP\ commands\ are\ shown\ for\ ease\ of\ illustration;\ other\ commands\ may\ be\ valid\ at\ these\ times$ 

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks

Don't Care



Figure 38. Read with Auto Precharge



DO n = Data Out from column n

 $Burst\ Length=4\ in\ the\ case\ shown$ 

 $3\ subsequent\ elements\ of\ Data\ Out\ are\ provided\ in\ the\ programmed\ order\ following\ DO\ n$ 

EN AP = Enable Autoprecharge

ACT = ACTIVE, RA = Row Address

 $NOP\ commands\ are\ shown\ for\ ease\ of\ illustration;\ other\ commands\ may\ be\ valid\ at\ these\ times$ 


The READ command may not be issued until tRAP has been satisfied. If Fast Autoprecharge is supported, tRAP = tRCD, else the READ may not be issued prior to tRASmin - (BL\*tCK/2)



Confidential - 59/66 - Rev.1.1 July 2015



Figure 39. Bank Read Access



Burst Length = 4 in the case shown

3 subsequent elements of Data Out are provided in the programmed order following DO  $\boldsymbol{n}$ 

DIS AP = Disable Autoprecharge

\* = " Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address


NOP commands are shown for ease of illustration; other commands may be valid at these times

Note that  $tRCD > tRCD \ MIN$  so that the same timing applies if Autoprecharge is enabled (in which case tRAS would be limiting)





Figure 40. Write without Auto Precharge



DI n = Data In from column n

 $Burst\ Length=4\ in\ the\ case\ shown$ 

 $3 \ subsequent$  elements of Data In are provided in the programmed order following DI n

DIS AP = Disable Autoprecharge

\*=" Don't Care", if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address, AR = AUTOREFRESH$ 

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the  $\pm$  25% window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 41. Write with Auto Precharge



DI n = Data In from column n

Burst Length = 4 in the case shown

 $3\ subsequent\ elements\ of\ Data\ Out\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$ 

EN AP = Enable Autoprecharge

 $\mathbf{ACT} = \mathbf{ACTIVE}, \, \mathbf{RA} = \mathbf{Row} \,\, \mathbf{Address}, \, \mathbf{BA} = \mathbf{Bank} \,\, \mathbf{Address}$ 


NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the  $\pm~25\%$  window of the corresponding positive clock edge





Figure 42. Bank Write Access



DI n = Data In from column n

 $Burst\ Length=4\ in\ the\ case\ shown$ 

 $3\ subsequent\ elements\ of\ Data\ Out\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$ 

DIS AP = Disable Autoprecharge

 $\ensuremath{^{*}}\xspace=$  " Don't Care" , if A10 is HIGH at this point

PRE = PRECHARGE, ACT = ACTIVE, RA = Row Address, BA = Bank Address

NOP commands are shown for ease of illustration; other commands may be valid at these times


Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the  $\pm~25\%$  window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks





Figure 43. Write DM Operation



DI n = Data In from column n

**Burst Length = 4 in the case shown** 

 $3\ subsequent\ elements\ of\ Data\ In\ are\ provided\ in\ the\ programmed\ order\ following\ DI\ n$ 

DIS AP = Disable Autoprecharge

\*=" Don't Care" , if A10 is HIGH at this point

 $PRE = PRECHARGE, ACT = ACTIVE, RA = Row\ Address, BA = Bank\ Address$ 

NOP commands are shown for ease of illustration; other commands may be valid at these times

Although tDQSS is drawn only for the first DQS rising edge, each rising edge of DQS must fall within the  $\pm\,25\%$  window of the corresponding positive clock edge

Precharge may not be issued before tRAS ns after the ACTIVE command for applicable banks




Confidential - 64/66 - Rev.1.1 July 2015



Figure 44. 66 Pin TSOP II Package Outline Drawing Information:

Units: mm



Symbol	Dimension in mm			Dimension in inch		
	Min	Nom	Max	Min	Nom	Max
Α			1.2			0.047
A1	0.05		0.2	0.002		0.008
A2	0.9	1.0	1.1	0.035	0.039	0.043
b	0.22		0.45	0.009		0.018
е		0.65			0.026	
С	0.095	0.125	0.21	0.004	0.005	0.008
D	22.09	22.22	22.35	0.87	0.875	0.88
Е	10.03	10.16	10.29	0.395	0.4	0.405
HE	11.56	11.76	11.96	0.455	0.463	0.471
L	0.40	0.5	0.6	0.016	0.02	0.024
L1		0.8			0.032	
F		0.25			0.01	
θ	0 °		8°	0 °		8°
S		0.71			0.028	
ΩУ			0.10			0.004



#### PART NUMBERING SYSTEM

AS4C	8M16D1A	5	Т	C/I	N
DRAM	8M16=8Mx16 D1A=DDR1 (A version)	5=200MHz	T = TSOPII	C=Commercial (0° C $\sim$ 70° C) I=Industrial (-40° C $\sim$ 85° C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warranty to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

#### **Alliance Memory:**

<u>AS4C8M16D1A-5TINTR</u> <u>AS4C8M16D1A-5TIN</u> <u>AS4C8M16D1A-5TCN</u> <u>AS4C8M16D1A-5TCNTR</u> <u>AS4C8M16D1A-5BCNTR</u> <u>AS4C8M16D1A-5BCNTR AS4C8M16D1A-5BCNTR AS4C8M16D1A-5</u>