## FEATURES

Complete 14-Bit I/ O System, Comprising
14-Bit ADC with Track/Hold Amplifier 83 kHz Throughput Rate
14-Bit DAC with Output Amplifier $3.5 \mu \mathrm{~s}$ Settling Time
On-Chip Voltage Reference
Operates from $\pm 5$ V Supplies
Low Power- 130 mW typ
Small 0.3" Wide DIP

## APPLICATIONS

## Digital Signal Processing

Speech Recognition and Synthesis
Spectrum Analysis
High Speed Modems
DSP Servo Control

## GENERAL DESCRIPTION

The AD 7869 is a complete 14 -bit I/O system containing a DAC and an ADC. T he ADC is a successive approximation type with a track-and-hold amplifier, having a combined throughput rate of 83 kHz . The DAC has an output buffer amplifier with a settling time of $4 \mu$ sto 14 bits. T emperature compensated 3 V buried Zener references provide precision references for the D AC and ADC.
Interfacing to both the DAC and ADC is serial, minimizing pin count and giving a small 24-pin package size. Standard control signals allow serial interfacing to most DSP machines.
Asynchronous ADC conversion control and DAC updating is made possible with the $\overline{\text { CONVST }}$ and $\overline{\text { LDAC }}$ logic inputs.
The AD 7869 operates from $\pm 5 \mathrm{~V}$ power supplies; the analog input/output range of the $A D C / D A C$ is $\pm 3 \mathrm{~V}$. The part is fully specified for dynamic parameters such as signal-to-noise ratio and harmonic distortion as well as traditional dc specifications.
The part is available in a 24-pin, 0.3 inch wide, plastic or hermetic dual-in-line package (DIP) and in a 28-pin, plastic SOIC package.

REV. B

FUNCTIONAL BLOCK DIAGRAM


## PRODUCT HIGHLIGHTS

1. Complete 14-Bit I/O System.

The AD 7869 contains a 14-bit ADC with a track-and-hold amplifier and a 14-bit DAC with output amplifier. Also in cluded are separate on-chip voltage references for the DAC and the ADC.
2. D ynamic Specifications for DSP U sers.

In addition to traditional dc specifications, the AD 7869 is specified for ac parameters, including signal-to-noise ratio and harmonic distortion. These parameters, along with important timing parameters, are tested on every device.
3. Small Package.

The AD 7869 is available in a 24 -pin DIP and a 28 -pin SOIC package.

[^0]
## AD7869- SPECIFICATIONS


All specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {Max }}$ unless otherwise noted.)

| Parameter | J Version ${ }^{1}$ | A Version ${ }^{1}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Signal-to-N oise Ratio ${ }^{3,4}$ (SNR) @ $+25^{\circ} \mathrm{C}$ <br> $T_{\text {min }}$ to $T_{\text {max }}$ <br> Total H armonic Distortion (THD ) <br> Peak H armonic or Spurious N oise <br> Intermodulation Distortion (IM D) <br> Second Order T erms <br> Third Order Terms <br> Track/H old Acquisition T ime | $\begin{aligned} & 78 \\ & 78 \\ & -86 \\ & -86 \\ & -86 \\ & -88 \\ & 2 \end{aligned}$ | $\begin{aligned} & 78 \\ & 77 \\ & -86 \\ & -86 \\ & -86 \\ & -88 \\ & -8 \end{aligned}$ | dB min $d B$ min dB typ dB typ <br> dB typ dB typ $\mu \mathrm{s}$ max |  |
| DC ACCURACY <br> Resolution M inimum Resolution Integral N onlinearity Differential N onlinearity Bipolar Zero Error Positive Gain Error ${ }^{5}$ N egative G ain Error ${ }^{5}$ | $\begin{aligned} & 14 \\ & 14 \\ & \pm 2 \\ & \pm 1 \\ & \pm 20 \\ & \pm 20 \\ & \pm 20 \end{aligned}$ | $\begin{aligned} & 14 \\ & 14 \\ & \pm 2 \\ & \pm 1 \\ & \pm 20 \\ & \pm 20 \\ & \pm 20 \end{aligned}$ | Bits <br> Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max <br> LSB max | No M issing Codes Are G uaranteed |
| AN ALOG INPUT Input Voltage Range Input Current | $\begin{aligned} & \pm 3 \\ & \pm 1 \end{aligned}$ | $\begin{aligned} & \pm 3 \\ & \pm 1 \end{aligned}$ | Volts mA max |  |
| REFERENCE OUTPUT ${ }^{6}$ <br> RO ADC @ $+25^{\circ} \mathrm{C}$ <br> RO ADC TC <br> Reference Load Sensitivity ( $\Delta$ RO ADC vs. $\Delta \mathrm{l}$ ) | $\begin{aligned} & 2.99 / 3.01 \\ & \pm 25 \\ & \\ & -1.5 \end{aligned}$ | $\begin{aligned} & 2.99 / 3.01 \\ & \pm 25 \\ & \pm 40 \\ & -1.5 \end{aligned}$ | V min/V max ppm $/{ }^{\circ} \mathrm{C}$ typ $\pm \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ max $m V$ max | Reference Load C urrent C hange ( $0-500 \mu \mathrm{~A}$ ), <br> Reference Load Should N ot Be Changed <br> During Conversion |
| LOGIC INPUTS <br> (CONVST, CLK, CONTROL) <br> Input High Voltage, $\mathrm{V}_{\text {INH }}$ <br> Input Low Voltage, $\mathrm{V}_{\text {INL }}$ <br> Input Current, $I_{\text {IN }}$ <br> Input Current ${ }^{7}$ (CONTROL \& CLK) <br> Input Capacitance, $\mathrm{C}_{1 \mathrm{~N}}{ }^{8}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 10 \\ & \pm 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 10 \\ & \pm 10 \\ & 10 \end{aligned}$ | $V$ min <br> $V$ max <br> uA max <br> $\mu \mathrm{A}$ max <br> pF max | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 5 \% \\ & V_{D D}=5 \mathrm{~V} \pm 5 \% \\ & V_{I N}=0 \mathrm{~V} \text { to } \mathrm{V}_{D D} \\ & V_{I N}=V_{S S} \text { to } D G N D \end{aligned}$ |
| LOGIC OUTPUTS <br> DR, $\overline{\text { RFS }}$ Outputs <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> RCLK Output <br> Output Low Voltage, $\mathrm{V}_{\text {OL }}$ <br> DR, $\overline{\text { RFS }}$, RCLK Outputs <br> Floating-State L eakage C urrent <br> Floating-State Output C apacitance ${ }^{8}$ | $\begin{aligned} & 0.4 \\ & 0.4 \\ & \pm 10 \\ & 15 \end{aligned}$ | $\begin{aligned} & 0.4 \\ & 0.4 \\ & \pm 10 \\ & 15 \end{aligned}$ | $V$ max <br> V max <br> $\mu \mathrm{A}$ max pF max | $\begin{aligned} & \mathrm{I}_{\operatorname{SINK}}=1.6 \mathrm{~mA} \text {, Pull-U p Resistor }=4.7 \mathrm{k} \Omega \\ & \mathrm{I}_{\mathrm{SINK}}=2.6 \mathrm{~mA} \text {, Pull-U p Resistor }=2 \mathrm{k} \Omega \end{aligned}$ |
| CONVERSION TIME External Clock Internal Clock | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\begin{aligned} & 10 \\ & 10 \end{aligned}$ | $\mu \mathrm{s}$ max $\mu \mathrm{s}$ max | The Internal Clock H as a N ominal Value of 2.0 M H z |
| POWER REQUIREMENTS <br> $V_{D D}$ <br> $V_{S S}$ <br> IDD <br> $I_{s S}$ <br> T otal Power D issipation | $\begin{aligned} & +5 \\ & -5 \\ & 22 \\ & 12 \\ & 170 \\ & \hline \end{aligned}$ | $\begin{aligned} & +5 \\ & -5 \\ & 22 \\ & 12 \\ & 170 \\ & \hline \end{aligned}$ | V nom <br> V nom mA max mA max mW max | For Both DAC and ADC <br> $\pm 5 \%$ for Specified Performance <br> $\pm 5 \%$ for Specified Performance <br> Cumulative $C$ urrent from the $T$ wo $V_{D D}$ Pins Cumulative $C$ urrent from the $T$ wo $\mathrm{V}_{\text {SS }}$ Pins Typically 130 mW |

## NOTES

${ }^{1} \mathrm{~T}$ emperature ranges are as follows: J Version, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; A Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2} V_{\text {IN }}= \pm 3 \mathrm{~V}$.
${ }^{3}$ SN R calculation includes distortion and noise components.
${ }^{4}$ SNR degradation due to asynchronous DAC updating during conversion is 0.1 dB typ.
${ }^{5} \mathrm{M}$ easured with respect to internal reference.
${ }^{6}$ F or capacitive loads greater than 50 pF , a series resistor is required (see Internal Reference section).
${ }^{7}$ T ying the CONTROL input to $V_{D D}$ places the device in a factory test mode where normal operation is not exhibited.
${ }^{8}$ Sample tested @ $+25^{\circ} \mathrm{C}$ to ensure compliance.
Specifications subject to change without notice.

DAC SECTION $\begin{aligned} & \left(V_{D D}=+5 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{S S}=-5 \mathrm{~V} \pm 5 \%, \text { AGND }=\operatorname{DGND}=0 \mathrm{~V}, \mathrm{RIDAC}=+3 \mathrm{~V} \text { and decoupled as shown in Figure } 2,\right. \\ & \mathrm{V}_{\text {OUT }} \text { Load to } \text { AGND; }=2 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF} \text {. All specifications } \mathrm{T}_{\text {MIN }} \text { to } \mathrm{T}_{\text {MAX }} \text { unless otherwise noted.) }\end{aligned}$

| Parameter | J Versions ${ }^{1}$ | A Version ${ }^{1}$ | Units | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMANCE ${ }^{2}$ <br> Signal-to-N oise Ratio ${ }^{3}$ (SNR) @ $+25^{\circ} \mathrm{C}$ $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ <br> T otal H armonic Distortion (T H D ) <br> Peak H armonic or Spurious Noise | $\begin{aligned} & 78 \\ & 78 \\ & -86 \\ & -86 \\ & -86 \end{aligned}$ | $\left\lvert\, \begin{aligned} & 78 \\ & 77 \\ & -86 \\ & -86 \end{aligned}\right.$ | dB min <br> $d B$ min <br> dB typ <br> dB typ | $\mathrm{V}_{\text {OUt }}=1 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAMPLE }}=83 \mathrm{kHz}$ <br> Typically 82 dB at $+25^{\circ} \mathrm{C}$ for $0<\mathrm{V}_{\text {OUT }}<20 \mathrm{kHz}{ }^{4}$ <br> $\mathrm{V}_{\text {OUT }}=1 \mathrm{kHz}$ Sine Wave, $\mathrm{f}_{\text {SAM PLE }}=83 \mathrm{kHz}$ <br> Typically -84 dB at $+25^{\circ} \mathrm{C}$ for $0<\mathrm{V}_{\text {OUT }}<20 \mathrm{kHz}{ }^{4}$ <br> $\mathrm{V}_{\text {OUT }}=1 \mathrm{kHz}, \mathrm{f}_{\text {SAM PLE }}=83 \mathrm{kHz}$ <br> T ypically -84 dB at $+25^{\circ} \mathrm{C}$ for $0<\mathrm{V}_{\text {OUT }}<20 \mathrm{kHz}$ |
| DC ACCURACY <br> Resolution <br> Integral N onlinearity D ifferential N onlinearity Bipolar Zero Error Positive Full-Scale Error ${ }^{5}$ N egative Full-Scale Error ${ }^{5}$ | $\begin{aligned} & 14 \\ & \pm 2 \\ & \pm 1 \\ & \pm 10 \\ & \pm 10 \\ & \pm 10 \end{aligned}$ | $\begin{aligned} & 14 \\ & \pm 2 \\ & \pm 1 \\ & \pm 10 \\ & \pm 10 \\ & \pm 10 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> LSB max <br> LSB max <br> LSB max | G uaranteed M onotonic |
| REFERENCE OUTPUT ${ }^{6}$ RO DAC @ $+25^{\circ} \mathrm{C}$ RO DAC TC <br> Reference Load Change ( $\Delta R$ O DAC vs. $\Delta l$ ) | $\begin{array}{\|l} 2.99 / 3.01 \\ \pm 25 \\ \\ -1.5 \\ \hline \end{array}$ | $\begin{array}{\|l} 2.99 / 3.01 \\ \pm 25 \\ \pm 40 \\ -1.5 \\ \hline \end{array}$ | V min/V max ppm $/{ }^{\circ} \mathrm{C}$ typ $\mathrm{ppm} /{ }^{\circ} \mathrm{C} \max$ <br> mV max | Reference Load Current C hange ( $0 \mu \mathrm{~A}-500 \mu \mathrm{~A}$ ) |
| REFERENCEINPUT RI DAC Input Range Input Current | $\begin{aligned} & 2.85 / 3.15 \\ & 1 \end{aligned}$ | $\begin{aligned} & 2.85 / 3.15 \\ & 1 \end{aligned}$ | $\checkmark \min / V \max$ $\mu \mathrm{A}$ max | $3 V \pm 5 \%$ |
| LOGIC INPUTS <br> (LDAC, TFS, TCLK, DT) Input H igh Voltage, $\mathrm{V}_{\text {INH }}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current, I IN Input C apacitance, $\mathrm{C}_{1 \mathrm{~N}}{ }^{7}$ | $\begin{array}{\|l} 2.4 \\ 0.8 \\ \pm 10 \\ 10 \\ \hline \end{array}$ | $\begin{aligned} & 2.4 \\ & 0.8 \\ & \pm 10 \\ & 10 \\ & \hline \end{aligned}$ | $\checkmark$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ max <br> pF max | $\begin{aligned} & V_{D D}=5 \mathrm{~V} \pm 5 \% \\ & V_{D D}=5 \mathrm{~V} \pm 5 \% \\ & V_{I N}=0 \mathrm{~V} \text { to } V_{D D} \end{aligned}$ |
| ANALOG OUTPUT Output Voltage Range DC Output Impedance Short-Circuit Current | $\begin{aligned} & \pm 3 \\ & 0.3 \\ & 20 \end{aligned}$ | $\begin{aligned} & \pm 3 \\ & 0.3 \\ & 20 \end{aligned}$ | V nom <br> $\Omega$ typ <br> mA typ |  |
| AC CHARACTERISTICS ${ }^{7}$ <br> Voltage Output Settling-T ime Positive Full-Scale C hange Negative F ull-Scale C hange Digital-to-Analog Glitch Impulse Digital Feedthrough $V_{\text {IN }}$ to $V_{\text {OUT }}$ Isolation | $\begin{array}{\|l} 4 \\ 4 \\ 10 \\ 2 \\ 100 \end{array}$ | $\begin{array}{\|l\|} \hline 4 \\ 4 \\ 10 \\ 2 \\ 100 \\ \hline \end{array}$ | us max <br> us max <br> nV secs typ <br> nV secs typ <br> dB typ | Settling Time to Within $\pm 1 / 2$ LSB of Final Value <br> Typically $3 \mu \mathrm{~s}$ <br> Typically $3.5 \mu \mathrm{~s}$ <br> DAC Code Change All 1 s to All Os <br> $\mathrm{V}_{\mathrm{IN}}= \pm 3 \mathrm{~V}, 41.5 \mathrm{kHz}$ Sine $W$ ave |
| POWER REQUIREMENTS | As per ADC Section |  |  |  |

## NOTES

${ }^{1} \mathrm{~T}$ emperature ranges are as follows: J Version, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$; A Version, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2} V_{\text {OUt }}(p-p)= \pm 3 \mathrm{~V}$.
${ }^{3}$ SN R calculation includes distortion and noise components.
${ }^{4} U$ sing external sample and hold, see Figures 13 to 15.
${ }^{5} \mathrm{M}$ easured with respect to REF IN and includes bipolar offset error.
${ }^{6}$ F or capacitive loads greater than 50 pF a series resistor is required (see Internal Reference section).
${ }^{7}$ Sample tested @ $+25^{\circ} \mathrm{C}$ to ensure compliance.
Specifications subject to change without notice

TMIING SPECIFICATIONS ${ }^{1,2}{ }_{\left(V_{00}=+5 \mathrm{~V} \pm 5 \%\right.}, V_{S 5}=-5 \mathrm{~V} \pm 5 \%$, AGVD $=$ DGND $=0 \mathrm{~V}$

| Parameter | Limit at $\mathrm{T}_{\text {MIN }}, \mathrm{T}_{\text {MAX }}$ (All Versions) | Units | Conditions/Comments |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { ADC TIMING } \\ & t_{1} \\ & t_{2}{ }^{3} \\ & t_{3} \\ & t_{4} \\ & t_{5}{ }^{4} \\ & t_{6} \\ & t_{13}{ }^{5} \end{aligned}$ | $\begin{aligned} & 50 \\ & 440 \\ & 100 \\ & 20 \\ & 100 \\ & 155 \\ & 4 \\ & 100 \\ & 2 \text { RCLK + 200 to } \\ & 3 \text { RCLK + 200 } \end{aligned}$ | ns min ns min ns min ns min ns max ns max ns min ns max ns typ | CONVST Pulse Width <br> RCLK Cycle Time, Internal C lock $\overline{\mathrm{RFS}}$ to RCLK Falling Edge Setup Time RCLK Rising Edge to $\overline{\mathrm{RFS}}$ <br> RCLK to Valid Data Delay, $C_{L}=35 \mathrm{pF}$ Bus Relinquish Time after RCLK <br> $\overline{\text { CONVST }}$ to $\overline{\text { RFS }}$ D elay |
| $\begin{gathered} \text { DAC TIMING } \\ \mathrm{t}_{7} \\ \mathrm{t}_{8} \\ \mathrm{t}_{9} \\ \mathrm{t}_{10} \\ \mathrm{t}_{11} \\ \mathrm{t}_{12} \\ \hline \end{gathered}$ | $\begin{aligned} & 50 \\ & 75 \\ & 150 \\ & 30 \\ & 75 \\ & 40 \end{aligned}$ | ns min ns min ns min ns min ns min ns min | $\overline{\mathrm{TFS}}$ to TCLK Falling Edge TCLK Falling Edge to $\overline{T F S}$ TCLK Cycle Time Data Valid to T CLK Setup Time D ata Valid to T CLK H old Time LDAC Pulse Width |

NOTES
${ }^{1}$ T iming specifications are sample tested at $+25^{\circ} \mathrm{C}$ to ensure compliance. All input signals are specified with $\mathrm{tr}=\mathrm{tf}=5 \mathrm{~ns}(10 \%$ to $90 \%$ of 5 V$)$ and timed from a voltage level of 1.6 V .
${ }^{2}$ Serial timing is measured with a $4.7 \mathrm{k} \Omega$ pull-up resistor on DR and $\overline{\mathrm{RFS}}$ and a $2 \mathrm{k} \Omega$ pull-up resistor on RCLK . The capacitance on all three outputs is 35 pF
${ }^{3}$ When using internal clock, RCLK mark/space ratio (measured form a voltage level of 1.6 V ) range is $40 / 60$ to $60 / 40$. For external clock, RCLK mark/space ratio $=$ external clock mark/space ratio.
${ }^{4} D R$ will drive higher capacitance loads but this will add to $t_{5}$ since it increases the external $R C$ time constant ( $4.7 \mathrm{k} \Omega / / C_{L}$ ) and hence the time to reach 2.4 V .
${ }^{5}$ T ime 2 RCLK to 3 RCLK depends on conversion start to ADC clock synchronization.
${ }^{6}$ T CLK mark/space ratio is $40 / 60$ to $60 / 40$.

## ABSOLUTE MAXIMUM RATINGS*

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted)
VDD to AGND . . . . . . . . . . . . . . . . . . . . . . . . -0.3 V to +7 V
$\mathrm{V}_{\text {SS }}$ to AGND . . . . . . . . . . . . . . . . . . . . . . . . . +0.3 V to -7 V
AGND to DGND . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
$V_{\text {OUT }}$ to $A G N D$. . . . . . . . . . . . . . . . . . . . . . . . . . $V_{S S}$ to $V_{D D}$
$\mathrm{V}_{\text {IN }}$ to $A G N D$................... $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
RO ADC to AGND . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
RO DAC to AGND . . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
RI DAC to AGND . . . . . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Digital Inputs to DGND . . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$
Digital Outputs to DGND . . . . . . . . . -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$

O perating T emperature Range
J Version . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
A Version ................................ . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10 secs) . . . . . . . . . . . $+300^{\circ} \mathrm{C}$
Power Dissipation (Any Package) to $+75^{\circ} \mathrm{C}$. . . . . . . 1000 mW
Derates above $+75^{\circ} \mathrm{C}$ by . . . . . . . . . . . . . . . . . . . $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. T his is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7869 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD 7869 PIN FUNCTION DESCRIPTION

| DIP Pin Number | Mnemonic | Function |
| :---: | :---: | :---: |
| POWER SUPPLY |  |  |
| 7 \& 23 | $V_{\text {D }}$ | Positive Power Supply, $5 \mathrm{~V} \pm 5 \%$. Both $\mathrm{V}_{\text {DD }}$ pins must be tied together. |
| 10 \& 22 | $V_{\text {SS }}$ | $N$ egative Power Supply, $-5 \mathrm{~V} \pm 5 \%$. Both $\mathrm{V}_{\text {SS }}$ pins must be tied together. |
| 8 \& 19 | AGND | Analog G round. Both AGND pins must be tied together. |
| 6 \& 17 | DGND | Digital Ground. Both DGND pins must be tied together. |
| ANALOG SIGNAL AND REFERENCE |  |  |
| 21 | $V_{\text {IN }}$ | ADC Analog Input. The ADC input range is $\pm 3 \mathrm{~V}$. |
| 9 | $\mathrm{V}_{\text {OUT }}$ | Analog Output Voltage from DAC. This output comes from a buffer amplifier. The range is bipolar, $\pm 3 \mathrm{~V}$ with RIDAC $=+3 \mathrm{~V}$. |
| 20 | RO ADC | Voltage Reference O utput. The internal ADC 3 V reference is provided at this pin. This output may be used as a reference for the DAC by connecting it to the RI DAC input. The external load capability of this reference is $500 \mu \mathrm{~A}$. |
| 11 | RO DAC | DAC Voltage Reference Output. This is one of two internal voltage references. To operate the DAC with this internal reference, RO DAC should be connected to RI DAC. The external load capability of the reference is $500 \mu \mathrm{~A}$. |
| 12 | RI DAC | DAC Voltage Reference Input. The voltage reference for the DAC must be applied to this pin. It is internally buffered before being applied to the DAC. The nominal reference voltage for correct operation of the AD 7869 is 3 V . |
| ADC INTERFACE AND CONTROL |  |  |
| 2 | CLK | C lock Input. An external T T L-compatible clock may be applied to this input. Alternatively, tying this pin to $\mathrm{V}_{\mathrm{SS}}$ enables the internal laser-trimmed oscillator. |
| 3 | $\overline{\mathrm{RFS}}$ | Receive Frame Synchronization, Logic Output. This is an active low open-drain output that provides a framing pulse for serial data. An external $4.7 \mathrm{k} \Omega$ pull-up resistor is required on $\overline{\mathrm{RFS}}$. |
| 4 | RCLK | Receive Clock, Logic Output. RCLK is the gated serial clock output that is derived from the internal or external ADC clock. If the CONTROL input is at $\mathrm{V}_{S S}$, the clock runs continuously. With the CONTROL input at DGND, the RCLK output is gated off (three-state) after serial transmission is complete. RCLK is an open-drain output and requires an external $2 \mathrm{k} \Omega$ pull-up resistor. |
| 5 | DR | Receive Data, Logic Output. This is an open-drain data output used in conjunction with $\overline{\mathrm{RFS}}$ and RCLK to transmit data from the ADC. Serial data is valid on the falling edge of RCLK when $\overline{\mathrm{RFS}}$ is low. An external $4.7 \mathrm{k} \Omega$ resistor is required on the $D R$ output. |
| 1 | $\overline{\text { CONVST }}$ | C onvert Start, Logic Input. A low to high transition on this input puts the track-and-hold amplifier into the hold mode and starts an ADC conversion. This input is asynchronous to the CLK input. |
| 24 | CONTROL | Control, Logic Input. With this pin at 0 V , the RCLK is noncontinuous. W ith this pin at -5 V , the RCLK is continuous. Note, tying this pin to $\mathrm{V}_{D D}$ places the part in a factory test mode where normal operation is not exhibited. |
| DAC INTERFACE AND CONTROL |  |  |
| 14 | $\overline{\text { TFS }}$ | T ransmit F rame Synchronization, Logic Input. This is a frame or synchronization signal for the D AC with serial data expected after the falling edge of this signal. |
| 15 | DT | Transmit D ata, Logic Input. This is the data input that is used in conjunction with $\overline{\mathrm{TFS}}$ and TCLK to transfer serial data to the input latch. |
| 16 | TCLK | T ransmit Clock, Logic Input. Serial data bits are latched on the falling edge of TCLK when $\overline{\mathrm{TFS}}$ is low. |
| 13 | LDAC | Load DAC, Logic Input. A new word is transferred into the DAC latch from the input latch on the falling edge of this signal. |
| 18 | NC | No Connect. |

## PIN CONFIGURATIONS

| DIP |  |  |  |
| :---: | :---: | :---: | :---: |
| $\overline{\text { CONVST }} 1$ | U | 24 | CONTROL |
| CLK 2 |  | 23 | $V_{D D}$ |
| RFS 3 |  | 22 | $V_{\text {SS }}$ |
| RCLK 4 |  | 21 | $\mathrm{V}_{\text {IN }}$ |
| DR 5 |  | 20 | RO ADC |
| DGND 6 | TOP VIEW <br> (Not to Scale) | 19 | AGND |
| $V_{\text {DD }} 7$ |  | 18 | NC |
| AGND 8 |  | 17 | DGND |
| $\mathrm{V}_{\text {OUT }} 9$ |  | 16 | TCLK |
| $\mathrm{V}_{\text {SS }} 10$ |  | 15 | DT |
| RO DAC 11 |  | 14 | TFS |
| RI DAC 12 |  | 13 | $\overline{\text { LDAC }}$ |


|  | SOIC |  |  |
| :---: | :---: | :---: | :---: |
| CONVST 1 | AD7869 <br> TOP VIEW (Not to Scale) | 28 | CONTROL |
| CLK 2 |  | 27 | $V_{\text {DD }}$ |
| RFS 3 |  | 26 | $V_{\text {SS }}$ |
| NC 4 |  | 25 | NC |
| RCLK 5 |  | 24 | $\mathrm{V}_{\text {IN }}$ |
| DR 6 |  | 23 | RO ADC |
| DGND 7 |  | 22 | AGND |
| $\mathrm{V}_{\mathrm{DD}} 8$ |  | 21 | DGND |
| AGND 9 |  | 20 | TCLK |
| $\mathrm{V}_{\text {OUT }} 10$ |  | 19 | NC |
| NC 11 |  | 18 | NC |
| $\mathrm{V}_{\text {SS }} 12$ |  | 17 | DT |
| RO DAC 13 |  | 16 | TFS |
| RI DAC 14 |  | 15 | $\overline{\text { LDAC }}$ |
|  | = NO CONNE |  |  |

## AD7869

## CONVERTER DETAILS

The AD 7869 is a complete 14-bit I/O port; the only external components required for normal operation are pull-up resistors for the ADC data outputs, and power supply decoupling capacitors. The AD 7869 is comprised of a 14-bit successive approximation ADC with a track/hold amplifier, a 14-bit DAC with a buffered output and two 3 V buried Zener references, a clock oscillator and control logic.

## ADC CLOCK

The AD 7869 has an internal clock oscillator that can be used for the ADC conversion procedure. The oscillator is enabled by tying the $C L K$ input to $V_{\text {ss }}$. The oscillator is laser trimmed at the factory to give a maximum conversion time of $10 \mu \mathrm{~s}$. The mark/ space ratio can vary from 40/60 to 60/40. Alternatively, an external TT L compatible clock may be applied to this input. The allowable mark/space ratio of an external clock is 40/60 to 60/40.

RCLK is a clock output, used for the serial interface. This output is derived directly from the ADC clock source and can be switched off at the end of conversion with the CONTROL input.

## ADC CONVERSION TIMING

The conversion time for both external clock and continuous internal clock can vary from 19 to 20 rising clock edges, depending on the conversion start to ADC clock synchronization. If a conversion is initiated within 30 ns prior to a rising edge of the ADC clock, the conversion time will consist of 20 rising clock edges, i.e., $9.5 \mu \mathrm{~s}$ conversion time. For noncontinuous internal clock, the conversion time always consists of 19 rising clock edges.

## ADC TRACK-AND-HOLD AMPLIFIER

The track-and-hold amplifier on the analog input of the AD 7869 allows the ADC to accurately convert an input sine wave of 6 V peak-peak amplitude to 14 -bit accuracy. The input impedance is typically $9 \mathrm{k} \Omega$; an equivalent circuit is shown in Figure 1. The input bandwidth of the track/hold amplifier is much greater than the $N$ yquist rate of the ADC even when the ADC is operated at its maximum throughput rate. T he 0.1 dB cutoff frequency occurs typically at 500 kHz . The track/hold amplifier acquires an input signal to 14-bit accuracy in less than $2 \mu \mathrm{~s}$. The overall throughput rate is equal to the conversion time plus the track/hold amplifier acquisition time. For a 2.0 M Hz input clock, the throughput time is $12 \mu \mathrm{~s}$ max.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 1. ADC Analog Input

The operation of the track/hold amplifier is essentially transparent to the user. The track/hold amplifier goes from its track mode to its hold mode at the start of conversion on the rising edge of CONVST.

## INTERNAL REFERENCES

The AD 7869 has two on-chip temperature compensated buried Zener references that are factory trimmed to $3 \mathrm{~V} \pm 10 \mathrm{mV}$. One reference provides the appropriate biasing for the ADC, while the other is available as a reference for the D AC. B oth reference outputs are available (labelled RO DAC and RO ADC) and are capable of providing up to $500 \mu \mathrm{~A}$ to an external load.
The DAC input reference (RI DAC) can be sourced externally or connected to any of the two on-chip references. Applications requiring good full-scale error matching between the DAC and the ADC should use the ADC reference as shown in Figure 4.
The maximum recommended capacitance on either of the reference output pins for normal operation is 50 pF . If either of the reference outputs is required to drive a capacitive load greater than 50 pF , then a $200 \Omega$ resistor must be placed in series with the capacitive load. T he addition of decoupling capacitors, $10 \mu \mathrm{~F}$ in parallel with $0.1 \mu \mathrm{~F}$ as shown in Figure 2, improves noise performance. The improvement in noise performance can be seen from the graph in Figure 3. N ote: this applies for the DAC output only; reference decoupling components do not affect ADC performance. Consequently, a typical application will have just the DAC reference decoupled with the other one open circuited.

*RO dAC/RO AdC CAN be Left
OPEN CIRCUIT IF NOT USED

Figure 2. Reference Decoupling Components

## DAC OUTPUT AMPLIFIER

T he output from the voltage mode DAC is buffered by a noninverting amplifier. T he buffer amplifier is capable of developing $\pm 3 \mathrm{~V}$ across $2 \mathrm{k} \Omega$ and 100 pF load to ground and can produce 6 V peak-to-peak sine wave signals to a frequency of 20 kHz . The output is updated on the falling edge of the LDAC input. The output voltage settling time, to within 1/2 LSB of its final value, is typically less than $3.5 \mu \mathrm{~s}$.
The small signal ( $200 \mathrm{mV} \mathrm{p}-\mathrm{p}$ ) bandwidth of the output buffer amplifier is typically 1 M Hz . The output noise from the amplifier is low with a figure of $30 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at a frequency of 1 kHz . The broadband noise from the amplifier exhibits a typical peak-to-peak figure of $150 \mu \mathrm{~V}$ for a 1 M Hz output bandwidth. Figure 3 shows a typical plot of noise spectral density versus frequency for the output buffer amplifier and for either of the on-chip references.


Figure 3. Noise Spectral Density vs. Frequency

## INPUT/OUTPUT TRANSFER FUNCTIONS

A bipolar circuit for the AD 7869 is shown in Figure 4.
The analog input/output voltage range of the AD 7869 is $\pm 3 \mathrm{~V}$. The designed code transitions for the ADC occur midway between successive integer LSB values (i.e., $1 / 2$ LSB, $3 / 2$ LSB, $5 / 2$ LSB ... FS -3/2 LSBs). The input/output code is 2 s Complement Binary with 1 LSB $=F S / 16384=366 \mu \mathrm{~V}$. The ideal transfer function is shown in Figure 5.

*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 4. Basic Bipolar Operation


Figure 5. Input/Output Transfer Function

## OFFSET AND FULL SCALE ADJUSTMENT

In most digital signal processing (DSP) applications, offset and full-scale errors have little or no effect on system performance. Offset error can always be eliminated in the analog domain by ac coupling. Full-scale errors do not cause problems as long as the input signal is within the full dynamic range of the ADC. For applications requiring that the input signal range match the full analog input dynamic range of the ADC, offset and fullscale errors have to be adjusted to zero.

## ADC ADJUSTMENT

Figure 6 has signal conditioning at the input and output of the AD 7869 for trimming the endpoints of the transfer functions of both the ADC and the DAC. Offset error must be adjusted before full-scale error. For the ADC, this is achieved by trimming the offset of A 1 while the input voltage, V 1 , is $1 / 2 \mathrm{LSB}$ below ground. The trim procedure is as follows: apply a voltage of $-183 \mu \mathrm{~V}(-1 / 2 \mathrm{LSB})$ at V 1 in Figure 6 and adjust the offset voltage of Al until the ADC output code flickers between 111111 11111111 (3FFF HEX) and 00000000000000 ( 0000 HEX).


Figure 6. AD7869 with Input/Output Adjustment
ADC gain error can be adjusted at either the first code transition (ADC negative full scale) or the last code transition (ADC positive full scale). T he trim procedures for both cases are as follows (see Figure 6).

## ADC Positive Full-Scale Adjustment

Apply a voltage of 2.99945 V (FS/2-3/2 LSBs) at V1. Adjust R2 until the ADC output code flickers between 0111111111 1110 (1FFE HEX) and 01111111111111 (1FFFHEX).

## ADC Negative Full-Scale Adjustment

Apply a voltage of $-2.99982 \mathrm{~V}(-\mathrm{FS} / 2+1 / 2 \mathrm{LSB})$ at V 1 and adjust R2 until the ADC output code flickers between 100000 00000000 ( 2000 HEX ) and 10000000000001 (2001 HEX).

## DAC ADJUSTMENT

Op amp A2 is included in Figure 6 for the DAC transfer function adjustment. Again, offset must be adjusted before full scale. To adjust offset, load the D AC with 00000000000000 (0000 HEX) and trim the offset of A 2 to 0 V . As with the ADC adjustment, gain error can be adjusted at either the first code transition (DAC negative full scale) or the last code transition (DAC positive full scale). T he trim procedures for both cases are as follows:

## DAC Positive Full-Scale Adjustment

Load the DAC with 01111111111111 (1FFF HEX) and adjust R7 until the op amp output voltage is equal to 2.99963 V (FS/2-1LSB).

## DAC Negative Full-Scale Adjustment

L oad the DAC with 10000000000000 ( 2000 HEX) and adjust R7 until the op amp output voltage is equal to $-3 \mathrm{~V}(-\mathrm{FS} / 2)$.

## AD7869

## TIMING AND CONTROL

Communication with the AD 7869 is managed by six dedicated pins. These consist of separate serial clocks, word framing or strobe pulses, and data signals for both receiving and transmitting data. C onversion starts and DAC updating are controlled by two digital inputs, $\overline{\text { CONVST }}$ and $\overline{\text { LDAC. These inputs can }}$ be asserted independently of the microprocessor by an external timer when precise sampling intervals are required. Alternatively, the $\overline{\mathrm{LDAC}}$ and $\overline{\text { CONVST }}$ can be driven from a decoded address bus, allowing the microprocessor control over conversion start and DAC updating as well as data communication to the AD 7869.

## ADC Timing

Conversion control is provided by the $\overline{\text { CONVST }}$ input. A low to high transition on CONVST input starts conversion and drives the track/hold amplifier into its hold mode. Serial data then becomes available while conversion is in progress. The corresponding timing diagram is shown in Figure 7. The word length is 16 bits, two leading zeros followed by the 14-bit conversion result starting with the MSB. The data is synchronized to the serial clock output (RCLK) and is framed by the serial strobe ( $\overline{\mathrm{RFS}}$ ). D ata is clocked out on a low to high transition of the serial clock and is valid on the falling edge of this clock while the $\overline{\mathrm{RFS}}$ output is low. $\overline{\mathrm{RFS}}$ goes low at the start of conversion, and the first serial data bit (which is the first leading zero) is valid on the first falling edge of RCLK. All the ADC serial lines are open-drain outputs and require external pull-up resistors.


Figure 7. ADC Control Timing Diagram
The serial clock out is derived from the ADC master clock source, which may be internal or external. N ormally, RCLK is required during the serial transmission only. In these cases, it can be shut down (i.e., placed into three-state) at the end of conversion to allow multiple ADC s to share a common serial bus. H owever, some serial systems (e.g., TM S32020) require a serial clock that runs continuously. Both options are available on the AD 7869 ADC. With the CONTROL input at 0 V , RCLK is noncontinuous; when it is at $-5 \mathrm{~V}, \mathrm{RCLK}$ is continuous.

## DAC TIMING

The AD 7869 DAC contains two latches, an input latch and a D AC latch. D ata must be loaded to the input latch under the control of the TCLK, $\overline{\text { TFS }}$ and DT serial logic inputs. D ata is then transferred from the input latch to the DAC latch under the control of the $\overline{\text { LDAC }}$ signal. Only the data in the DAC latch determines the analog output of the AD 7869.
D ata is loaded to the input latch under control of TCLK, $\overline{T F S}$ and DT. The AD 7869 DAC expects a 16-bit stream of serial data on its DT input. D ata must be valid on the falling edge of TCLK. The TFS input provides the frame synchronization signal, which tells the AD 7869 DAC that valid serial data will be available for the next 16 falling edges of T CLK. Figure 8 shows the timing diagram for the serial data format.


Figure 8. DAC Control Timing Diagram
Although 16 bits of data are clocked into the input latch, only 14 bits are transferred into the DAC latch. Therefore, two bits in the stream are don't cares since their value does not affect the DAC latch data. The bit positions are two don't cares, followed by the 14-bit DAC data starting with the M SB.
The $\overline{\mathrm{LDAC}}$ signal controls the transfer of data to the D AC latch. N ormally, data is loaded to the DAC latch on the falling edge of $\overline{\text { LDAC. }}$. H owever, if $\overline{\text { LDAC }}$ is held low, then serial data is loaded to the DAC latch on the sixteenth falling edge of TCLK. If $\overline{\text { LDAC }}$ goes low during the loading of serial data to the input latch, no DAC latch update takes place on the falling edge of $\overline{\mathrm{LDAC}}$. If $\overline{\mathrm{LDAC}}$ stays low until the serial transfer is completed, the update takes place on the sixteenth falling edge of TCLK. If $\overline{\text { LDAC }}$ returns high before the serial data transfer is completed, no DAC latch update takes place.

## AD 7869 DYNAMIC SPECIFICATIONS

The AD 7869 is specified and $100 \%$ tested for dynamic performance specifications as well as traditional dc specifications such as Integral and Differential N onlinearity. These ac specifications are required for signal processing applications such as speech recognition, spectrum analysis and high speed modems. T hese applications require information on the converter's effect on the spectral content of the input signal. H ence, the parameters for which the AD 7869 is specified include SN R, harmonic distortion and peak harmonics. T hese terms are discussed in more detail in the following sections.

## Signal-to-Noise Ratio (SNR)

SNR is the measured signal-to-noise ratio at the output of the ADC or DAC. The signal is the rms magnitude of the fundamental. N oise is the rms sum of all the nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\text {SAM PLE }} / 2$ ), excluding dc. SN R is dependent upon the number of levels used in the quantization process; the more levels, the smaller the quantization noise. T he theoretical signal-to-noise ratio for a sine wave input is given by

$$
\begin{equation*}
S N R=(6.02 \mathrm{~N}+1.76) \mathrm{dB} \tag{1}
\end{equation*}
$$

where N is the number of bits. T hus for an ideal 14-bit converter, SN R $=86 \mathrm{~dB}$.

## Effective Number of Bits

The formula given in Equation (1) relates the SN R to the number of bits. Rewriting the formula, as in Equation (2), it is possible to obtain a measure of performance expressed in effective number of bits ( N ).

$$
\begin{equation*}
N=\frac{S N R-1.76}{6.02} \tag{2}
\end{equation*}
$$

The effective number of bits for a device can be calculated directly from its measured SNR.

## Harmonic Distortion

Harmonic Distortion is the ratio of the rms sum of harmonics to the fundamental. For the AD 7869, total harmonic distortion (THD) is defined as:

$$
T H D=20 \log \frac{\sqrt{V_{2}{ }^{2}+V_{3}{ }^{2}+V_{4}{ }^{2}+V_{5}{ }^{2}+V_{6}{ }^{2}}}{V_{1}}
$$

where V 1 is the rms amplitude of the fundamental and $\mathrm{V} 2, \mathrm{~V} 3$, V4, V5 and V6 are the rms amplitudes of the second through to the sixth harmonic. The THD is also derived from the FFT plot of the ADC or DAC output spectrum.

## ADC Testing

The output spectrum from the ADC is evaluated by applying a sine wave signal of very low distortion to the $\mathrm{V}_{\text {IN }}$ input while reading multiple conversion results. A Fast Fourier T ransform (FFT) plot is generated from which the SNR data can be obtained. Figure 9 shows a typical 2048 point FFT plot of the AD 7869AQ ADC with an input signal of 10 kHz and a sampling frequency of 60 kHz . The SNR obtained from this graph is 80 dB . It should be noted that the harmonics are taken into account when calculating the SNR.


Figure 9. ADC FFT Plot

Figure 10 shows a typical plot of effective number of bits versus frequency for an AD 7869AQ with a sampling frequency of 60 kHz . T he effective number of bits typically falls between 12.7 and 13.1, corresponding to SNR figures of 79 dB and 80.4 dB .


Figure 10. Effective Number of Bits vs. Frequency for the ADC

## DAC Testing

A simplified diagram of the method used to test the dynamic performance specifications of the DAC is outlined in Figure 11. D ata is loaded to the DAC under control of the microcontroller and associated logic. The output of the DAC is applied to a 9th order low pass filter whose cutoff frequency corresponds to the $N$ yquist limit. The output of the filter is, in turn, applied to a 16 -bit accurate digitizer. This digitizes the signal and the microcontroller generates an FFT plot from which the dynamic performance of the DAC can be evaluated.


Figure 11. DAC Dynamic Performance Test Circuit

The digitizer sampling is synchronized with the DAC update rate to ease FFT calculations. The digitizer samples the DAC output after the output has settled to its new value. Therefore, if the digitizer were to directly sample the output, it would effectively be sampling a dc value each time. As a result, the dynamic performance of the DAC would not be measured correctly. Using the digitizer directly on the DAC output would give better results than the actual performance of the DAC. U sing a filter between the DAC and the digitizer means that the digitizer samples a continuously moving signal, and the true dynamic performance of the AD 7869 DAC output is measured.
Figure 12 shows a typical 2048 point F ast Fourier T ransform plot for the AD 7869 D AC with an update rate of 83 kHz and an output frequency of 1 kHz . The SNR obtained from the graph is 82 dBs .


Figure 12. DAC FFT Plot
Some applications will require improved performance versus frequency from the AD 7869 DAC. In these applications, a simple sample-and-hold circuit such as that outlined in Figure 13 will extend the very good performance of the DAC to 20 kHz . Other applications will already have an inherent sample-and-hold function following the AD 7869 DAC output. An example of this type of application is driving a switched capacitor filter where the updating of the DAC is synchronized with the switched capacitor filter. This inherent sample-and-hold function also extends the frequency range performance.


Figure 13. DAC Sample-and-Hold Circuit

## Performance versus Frequency

The typical performance plots of $F$ igures 14 and 15 show the AD 7869 D AC performance over a wide range of input frequencies at an update rate of 83 kHz . T he plot of Figure 14 is without a sample-and-hold on the DAC output while the plot of Figure 15 is generated with a sample-and-hold on the output.


Figure 14. DAC Performance vs. Frequency (No Sample-and-Hold)


Figure 15. DAC Performance vs. Frequency (Sample-andHold)

## MICROPROCESSOR INTERFACING

M icroprocessor interfacing to the AD 7869 is via a serial bus that uses standard protocol compatible with D SP machines. The communication interface consists of separate transmit (DAC) and receive (ADC) sections whose operations can be either synchronous or asynchronous with respect to each other. E ach section has a clock signal, a data signal and a frame or strobe pulse. Synchronous operation means that data is transmitted from the ADC and to the D AC at the same time. In this mode, only one interface clock is needed, and this has to be the ADC clock out; RCLK must be connected to TCLK. For asynchronous operation, DAC and ADC data transfers are independent of each other; the ADC provides the receive clock ( RCLK ) while the transmit clock (TCLK) may be provided by the processor or the ADC or some other external clock source.
Another option to be considered with serial interfacing is the use of a gated clock. A gated clock means that the device sending the data switches on the clock when data is ready to be transmitted and three states the clock output when transmission is complete. O nly 16 clock pulses are transmitted with the first data bit being latched into the receiving device on the first falling clock edge. Ideally, there is no need for frame pulses, however the AD 7869 DAC frame input ( $\overline{\mathrm{TFS}}$ ) has to be driven high between data transmissions. The easiest method is to use RFS to drive $\overline{\mathrm{TFS}}$ and use only synchronous interfacing. This avoids the use of interconnects between the processor and AD 7869 frame signals. N ot all processors have a gated clock facility; Figure 16 shows an example with the DSP56000.
T able I below shows the number of interconnect lines between the processor and the AD 7869 for the different interfacing options.
The AD 7869 has the ability to use different clocks for transmitting and receiving data. This option, however, exists only on some processors and normally just one clock (ADC clock) is used for all communication with the AD 7869. F or simplicity, all the interface examples in this data sheet use synchronous interfacing and use the ADC clock (RCLK) as an input for the DAC clock (T CLK). For a better understanding of each of these interfaces, consult the relevant processor data sheet.

Table I. Interconnect Lines for Different Interfacing Options

| Configuration | Number of <br> Interconnects | Signals |
| :--- | :--- | :--- |
| Synchronous | 4 | RCLK, DR, DT and $\overline{\mathrm{RFS}}$ <br> $(\mathrm{TCLK}=\mathrm{RCLK}, \overline{\mathrm{TFS}}=\overline{\mathrm{RFS}})$ |
| Asynchronous* | 5 or 6 | RCLK, DR, $\overline{\mathrm{RFS}}, \mathrm{DT}, \overline{\mathrm{TFS}}$ <br> $(\mathrm{TCLK}=\mathrm{RCLK}$ or <br> $\mu \mathrm{P}$ serial CLK) |
| Synchronous <br> Gated Clock | 3 | RCLK, DR and DT <br> $(\mathrm{TCLK}=\mathrm{RCLK}, \overline{\mathrm{TFS}}=\overline{\mathrm{RFS}})$ |

*5 LINES OF INTERCONNECT WHEN TCLK = RCLK
6 LINES OF INTERCONNECT WHEN TCLK $=\mu$ P SERIAL CLK

## AD7869-D SP56000 Interface

Figure 16 shows a typical interface between the AD 7869 and DSP56000. The interface arrangement is synchronous with a gated clock requiring only three lines of interconnect. The D SP56000 internal serial control registers have to be configured for a 16-bit data word with valid data on the first falling clock edge. Conversion starts and DAC updating are controlled by an external timer. D ata transfers, which occur during ADC conversions, are between the processor receive and transmit shift registers and the AD 7869's ADC and DAC. At the end of each 16-bit transfer, the DSP56000 receives an internal interrupt indicating the transmit register is empty, and the receive register is full.


Figure 16. AD7869-DSP56000 Interface

## AD7869-ADSP-2101/2102 Interface

An interface that is suitable for the AD SP-2101 or the AD SP2102 is shown in Figure 17. The interface is configured for synchronous, continuous clock operation. The $\overline{\text { LDAC }}$ is tied low so the DAC gets updated on the sixteenth falling clock after TFS goes low. Alternatively, $\overline{\text { LDAC }}$ may be driven from a timer as shown in Figure 16. As with the previous interface, the processor receives an interrupt after reading or writing to the AD 7869 and updates its own internal registers in preparation for the next data transfer.


Figure 17. AD7869-ADSP-2101/ADSP-2102 Interface

## AD7869

## AD 7869-TMS32020 Interface

Figure 18 shows an interface that is suitable for the TM S32020/ TM S320C 25 processors. T his interface is configured for synchronous, continuous clock operation. N ote the AD 7869 will not correctly interface to these processors if the AD 7869 is configured for a noncontinuous clock. Conversion starts and DAC updating are controlled by an external timer.


Figure 18. AD7869-TMS32020/TMS32025 Interface

## APPLICATION HINTS

Good printed circuit board (PCB) layout is as important as the circuit design itself in achieving high speed A/D performance. The AD 7869's comparator is required to make bit decisions on an LSB size of $366 \mu \mathrm{~V}$. To achieve this, the designer has to be conscious of noise both in the ADC itself and in the preceding analog circuitry. Switching mode power supplies are not recommended as the switching spikes will feed through to the comparator causing noisy code transitions. Other causes of concern are ground loops and digital feedthrough from microprocessors. These are factors that influence any ADC , and a proper PCB layout that minimizes these effects is essential for best performance.

## LAYOUT HINTS

Ensure that the layout for the printed circuit board has the digital and analog signal lines separated as much as possible. T ake care not to run any digital track alongside an analog signal track. Guard (screen) the analog input with AGND.
Establish a single point analog ground (star ground), separate from the logic system ground, as close as possible to the AD 7869 AGND pins. C onnect all other grounds and the AD 7869 D GND to this single analog ground point. Do not connect any other digital grounds to this analog ground point.
Low impedance analog and digital power supply common returns are essential to low noise operation of the ADC, so make the foil width for these tracks as wide as possible. The use of ground planes minimizes impedance paths and also guards the analog circuitry from digital noise. T he circuit layout of Figures 22 and 23 have both analog and digital ground planes that are kept separated and only joined together at the AD 7869 AG ND pins.

## NOISE

K eep the input signal leads to $\mathrm{V}_{\mathrm{IN}}$ and signal return leads from AGND as short as possible to minimize input noise coupling. In applications where this is not possible, use a shielded cable be-
tween the source and the ADC. Reduce the ground circuit impedance as much as possible since any potential difference in grounds between the signal source and the ADC appears as an error voltage in series with the input signal.

## INPUT/OUTPUT BOARD

Figure 19 shows an analog I/O board based on the AD 7869. The corresponding printed circuit (PC) board layout and silkscreen are shown in Figures 21 to 23.
The analog input to the AD 7869 is buffered with an AD 711 op amp. There is a component grid provided near the analog input on the PC board that may be used for an antialiasing filter for the ADC or a reconstruction filter for the DAC or any other conditioning circuitry. To facilitate this option, there are two wire links (labeled LK 1 and LK 2) required on the analog input and output tracks.
The board contains a SH A circuit that can be used on the output of the AD 7869 DAC to extend the very good performance of the part over a wider frequency range. The increased performance from the SHA can be seen from Figures 14 and 15 of this data sheet. A wire link (labeled LK 3) connects the board output to either the SH A output or directly to the AD 7869 DAC output.
There are three $\overline{\mathrm{LDAC}}$ link options on the board; $\overline{\mathrm{LDAC}}$ can be driven from an external source independent of CONVST, $\overline{\text { LDAC }}$ can be tied to $\overline{\text { CONVST }}$ or $\overline{\text { LDAC }}$ can be tied to GND. C hoosing the latter option disables the SH A operation and places the SHA permanently in the track mode.
M icroprocessor connections to the board are made by a 9 -way D-type connector. The pinout is shown in Figure 20. The ADC's digital outputs are buffered with 74 H C 4050s. These buffers provide a higher current output capability for high capacitance loads or cables. N ormally, these buffers are not required as the AD 7869 will be sitting on the same board as the processor.

## POWER SUPPLY CONNECTIONS

The PC board requires two analog power supplies and one 5 V digital supply. C onnections to the analog supply are made directly to the PC board as shown on the silkscreen in Figure 21. The connections are labeled $\mathrm{V}+$ and V -, and the range for both of these supplies is 12 V to 15 V . Connections to the 5 V digital supply are made through the $D$-type connector SK T 6. The $\pm 5 \mathrm{~V}$ analog supply required by the AD 7869 is generated from two voltage regulators on the $\mathrm{V}+$ and V - supplies.

## WIRE LINK OPTIONS

## LK1, Analog Input Link

LK 1 connects the analog input to a component grid or to a buffer amplifier which drives the ADC input.

## LK2, Analog Output Link

LK 2 connects the analog output to the component grid or to either the SH A or DAC output (see LK 3).

## LK3, SHA or DAC Select

The analog output may be taken directly from the DAC or from a SHA at the output of the DAC.

## LK4, DAC Reference Selection

The DAC reference may be connected to either the ADC reference output (ROADC) or to the DAC reference (RO DAC).


Figure 19. Input/Output Circuit Based on the AD7869

## LK5, ADC Internal Clock Selection

This link configures the ADC for continuous or noncontinuous internal clock operation.

## LK6, DAC Updating

The DAC, $\overline{\text { LDAC }}$ input may asserted independently of the ADC CONVST signal or it may be tied to CONVST or it may tied to GND.

LK7, ADC Clock Source
This link provides the option for the ADC to use its own internal clock oscillator or an external TTL compatible clock.

LK8 F rame Synchronous Option
LK 8 provides the option of tying the ADC $\overline{\text { RFS }}$ output to the DAC $\overline{\mathrm{TFS}}$ input.

## LK9 Transmit/Receive Clock Option

LK 9 provides the option to connect the ADC RCLK to the DAC TCLK.


Figure 20. SKT6, D-Type Connector Pinout

| COMPONENT LIST |  | C 21 | 330 pF C apacitor |
| :---: | :---: | :---: | :---: |
| IC1 | AD 7869 | C 22 | 68 pF Capacitor |
| IC2, IC3 | 2X AD 711 | R1, R2, R4 | $2 \mathrm{k} \Omega$ Resistor |
| IC4, | ADG201HS | R3, R5 | $4.7 \mathrm{k} \Omega$ Resistor |
| IC5, | M C 78L 05 | R6 | $15 \mathrm{k} \Omega$ Resistor |
| IC 6, | M C 79L 05 | R 7 | $200 \Omega$ Resistor |
| IC 7, | 74H C 4050 |  |  |
| IC 8, C1, C3, C5, C7 | 74H C221 | LK 1, LK 2, LK 3, LK 4, LK 5, LK 6, |  |
| $\begin{aligned} & \text { C1, C 3, C 5, C } 7 \\ & \text { C } 9, \text { C } 11, \text { C 13, C } 15 \end{aligned}$ | 10 \% C apacitor | LK 7, LK 8, LK 9 | Shorting Plugs |
| C17, C19, C 23 | $10 \mu$ Capacitor | $\begin{aligned} & \text { SK T 1, SK T } 2, \text { SK T } 3, \\ & \text { SK T } 4, \text { SK T } 5 \end{aligned}$ | BN C Sockets |
| $\begin{aligned} & \text { C2, C4, C6, C8 } \\ & \text { C10, C 12, C 14, C } 16 \end{aligned}$ | $0.1 \mu \mathrm{~F}$ C apacitor | SKT6 | 9-C ontact D-T ype C onnector |



Figure 21. Silkscreen for the Circuit Diagram of Figure 19


Figure 22. Component Side Layout for the Circuit Diagram of Figure 19


Figure 23. Solder Side Layout for the Circuit Diagram of Figure 19

Outline Dimensions


COMPLIANT TO JEDEC STANDARDS MS-013-AE
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 25. 28-Lead Standard Small Outline Package [SOIC_W]
Wide Body
(RW-28)

## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Signal-to-Noise Ratio (SNR) | Relative Accuracy | Package Description | Package Option |
| :--- | :--- | :--- | :--- | :--- | :--- |
| AD7869JNZ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 78 dB | $\pm 2 \mathrm{LSB} \max$ | 24-Lead PDIP | N-24-1 |
| AD7869JRZ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 78 dB | $\pm 2 \mathrm{LSB} \max$ | 28-Lead SOIC_W | RW- 28 |

${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

## REVISION HISTORY

10/10—Rev. A to Rev. B
Added SOIC Pin Configuration . .5

# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Analog Devices Inc.:
AD7869JNZ AD7869JRZ


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A Tel: 781.329.4700 Fax: 781.461.3113

