

Data Sheet

ADA4177-2CHIPS

FEATURES

- Low offset voltage:** 120 μ V maximum at 25°C
- Low input bias current:** 1 nA maximum at 25°C
- Low voltage noise density:** 8 nV/ $\sqrt{\text{Hz}}$ typical at 1 kHz
- Large signal voltage gain (Av_o):** 108 dB minimum over full supply voltage and operating temperature
- Input overvoltage protection to 32 V above and below the supply voltage rail**
- Integrated EMI filter**
 - 70 dB typical rejection at 1000 MHz
 - 90 dB typical rejection at 2400 MHz
- Rail-to-rail output swing**
- Low supply current:** 500 μ A typical per amplifier
- Wide bandwidth**
 - Gain bandwidth product (Av = 100):** 3.5 MHz typical
 - Unity-gain crossover (Av = 1):** 3.5 MHz typical
 - 3 dB bandwidth (Av = 1):** 6 MHz typical
- Dual-supply operation**
 - Specified at ± 5 V to ± 15 V, operates over ± 2.5 V to ± 18 V**
- Unity-gain stable**
- No phase reversal**

APPLICATIONS

- Wireless base station control circuits**
- Optical network control circuits**
- Instrumentation**
- Sensors and controls**
 - Thermocouples, RTDs, strain gages, shunt current measurements**

GENERAL DESCRIPTION

The ADA4177-2CHIPS is a dual-channel amplifier that features low offset voltage (3 μ V typical), low input bias current, low noise, and low current consumption (500 μ A typical). Outputs are stable with capacitive loads of more than 1000 pF with no external compensation.

The inputs of the ADA4177-2CHIPS feature outstanding precision amplifier robustness, providing input protection against

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

24846-001

signal excursions 32 V beyond either supply, as well as 70 dB of rejection for electromagnetic interference (EMI) at 1000 MHz.

Additional application and technical information can be found in the [ADA4177-2](#) data sheet.

The ADA4177-2CHIPS is specified for +25°C only, and is functional over the -40°C to +125°C temperature range. The ADA4177-2CHIPS is guaranteed only on the specifications of this data sheet.

TABLE OF CONTENTS

Features	1	Absolute Maximum Ratings.....	5
Applications	1	Electrostatic Discharge (ESD) Ratings.....	5
Functional Block Diagram	1	ESD Caution	5
General Description	1	Pin Configuration and Function Description.....	6
Revision History	2	Outline Dimensions.....	7
Specifications	3	Die Specifications and Assembly Recommendations	7
Electrical Characteristics, ± 5 V	3	Ordering Guide	7
Electrical Characteristics, ± 15 V	4		

REVISION HISTORY

10/2020—Revision 0: Initial Version

SPECIFICATIONS**ELECTRICAL CHARACTERISTICS, $\pm 5\text{ V}$**

Power supply voltage (V_{SY}) = $\pm 5.0\text{ V}$, common-mode voltage (V_{CM}) = 0 V , $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}		3	120		μV
Offset Voltage Matching				110		μV
Input Bias Current	I_B		-1	-0.4	+1	nA
Input Offset Current	I_{OS}		-0.75	+0.1	+0.75	nA
Input Voltage Range	IVR		-3.5		+3.5	V
Overvoltage Current Limit ¹	I_{OVP}	$5\text{ V} < V_{CM} < 37\text{ V}$ $-37\text{ V} < V_{CM} < -5\text{ V}$	12			mA
Common-Mode Rejection Ratio	CMRR	$-3.5\text{ V} \leq V_{CM} \leq +3.5\text{ V}$	122	130		dB
Large Signal (Open-Loop) Voltage Gain	A_{VO}	Load resistance (R_L) = $2\text{ k}\Omega$, output voltage (V_{OUT}) = -4.5 V to $+4.5\text{ V}$	108	110		dB
Input Capacitance	C_{INDM}	$R_L = 10\text{ k}\Omega$, $V_{OUT} = -4.5\text{ V}$ to $+4.5\text{ V}$	115	120		dB
	C_{INCM}	Differential mode		1		pF
Input Resistance	R_{DIFF}	Common mode		8		pF
	R_{CM}	Differential mode		4		MΩ
		Common mode		100		GΩ
OUTPUT CHARACTERISTICS						
Output Voltage						
High	V_{OH}	Load current (I_{LOAD}) = 1 mA	4.95			V
		$I_{LOAD} = 7\text{ mA}$	4.80			V
Low	V_{OL}	$I_{LOAD} = 1\text{ mA}$		-4.95		V
		$I_{LOAD} = 7\text{ mA}$		-4.80		V
Output Current	I_{OUT}	Dropout voltage ($V_{DROPOUT}$) < 1 V	25			mA
Short-Circuit Current	I_{SC}	$T_A = 25^\circ\text{C}$		36		mA
Sourcing				48		mA
Sinking						
Closed-Loop Output Impedance	Z_{OUT}	$f = 1\text{ kHz}$, closed-loop gain (A_v) = 1	0.11			Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 2.5\text{ V}$ to $\pm 18\text{ V}$	125	145		dB
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 0\text{ V}$	500	560		μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$	1.5			$\text{V}/\mu\text{s}$
Settling Time	t_s	$V_{IN} = 1\text{ V}$ step, $R_L = 2\text{ k}\Omega$, $A_v = -1$	1.8			μs
To 0.1%		$V_{IN} = 1\text{ V}$ step, $R_L = 2\text{ k}\Omega$, $A_v = -1$	3.5			μs
To 0.01%		$V_{IN} = 10\text{ mV}$ p-p, $R_L = 2\text{ k}\Omega$, $A_v = 100$	3.5			MHz
Gain Bandwidth Product	GBP	$V_{IN} = 10\text{ mV}$ p-p, $R_L = 2\text{ k}\Omega$, $A_v = 1$	3.5			MHz
Unity-Gain Crossover	UGC	$V_{IN} = 10\text{ mV}$ p-p, $R_L = 2\text{ k}\Omega$, $A_v = 1$	3.5			MHz
-3 dB Closed-Loop Bandwidth	$f_{-3\text{ dB}}$	$V_{IN} = 10\text{ mV}$ p-p, $R_L = 2\text{ k}\Omega$, $A_v = 1$	6			MHz
Total Harmonic Distortion Plus Noise	THD + N	$V_{IN} = 1\text{ V}$ rms, $R_L = 2\text{ k}\Omega$, $A_v = 1$, $f = 1\text{ kHz}$	0.003			%
EMI Rejection of +IN x		$V_{IN} = 200\text{ mV}$ p-p		70		dB
$f = 1000\text{ MHz}$				90		dB
$f = 2400\text{ MHz}$						
NOISE PERFORMANCE						
Voltage Noise	$e_{n\text{ p-p}}$	0.1 Hz to 10 Hz	175			nV p-p
Voltage Noise Density	e_n	$f = 10\text{ Hz}$	10			nV/√Hz
		$f = 1\text{ kHz}$	8			nV/√Hz
Current Noise Density	i_n	$f = 1\text{ kHz}$	0.2			pA/√Hz

¹ All inputs are stressed to 32 V beyond supplies for 500 ms.

ELECTRICAL CHARACTERISTICS, $\pm 15\text{ V}$ $V_{SY} = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.**Table 2.**

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}		3	120		μV
Offset Voltage Matching				110		μV
Input Bias Current	I_B		-1	-0.3	+1	nA
Input Offset Current	I_{OS}		-0.75	+0.1	+0.75	nA
Input Voltage Range	IVR		-13.5		+13.5	V
Overtoltage Current Limit ¹	I_{OVP}	$15\text{ V} < V_{CM} < 47\text{ V}$ $-47\text{ V} < V_{CM} < -15\text{ V}$	12			mA
Common-Mode Rejection Ratio	CMRR	$-13.5\text{ V} \leq V_{CM} \leq +13.5\text{ V}$	128	130		dB
Large Signal Voltage Gain	A_{VO}	$R_L = 2\text{ k}\Omega$, $V_{OUT} = -14.2\text{ V}$ to $+14.2\text{ V}$ $R_L = 10\text{ k}\Omega$, $V_{OUT} = -14.5\text{ V}$ to $+14.5\text{ V}$	110	114		dB
Input Capacitance	C_{INDM}	Differential mode	1			pF
	C_{INCM}	Common mode	8			pF
Input Resistance	R_{DIFF}	Differential mode	4			$\text{M}\Omega$
	R_{CM}	Common mode	130			$\text{G}\Omega$
OUTPUT CHARACTERISTICS						
Output Voltage						
High	V_{OH}	$I_{LOAD} = 1\text{ mA}$	14.95			V
		$I_{LOAD} = 7\text{ mA}$	14.80			V
Low	V_{OL}	$I_{LOAD} = 1\text{ mA}$		-14.95		V
		$I_{LOAD} = 7\text{ mA}$		-14.80		V
Output Current	I_{OUT}	$V_{DROPOUT} < 1\text{ V}$	25			mA
Short-Circuit Current	I_{SC}	$T_A = 25^\circ\text{C}$				
Sourcing			53			mA
Sinking			65			mA
Closed-Loop Output Impedance	Z_{OUT}	$f = 1\text{ kHz}$, $A_V = 1$	0.08			Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	$V_{SY} = \pm 2.5\text{ V}$ to $\pm 18\text{ V}$	125	145		dB
Supply Current per Amplifier	I_{SY}	$V_{OUT} = 0\text{ V}$	500	580		μA
DYNAMIC PERFORMANCE						
Slew Rate	SR	$R_L = 2\text{ k}\Omega$	1.5			$\text{V}/\mu\text{s}$
Settling Time	t_s					
To 0.1%		$V_{IN} = 10\text{ V p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = -1$	5.5			μs
To 0.01%		$V_{IN} = 10\text{ V p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = -1$	7.5			μs
Gain Bandwidth Product	GBP	$V_{IN} = 10\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = 100$	3.5			MHz
Unity-Gain Crossover	UGC	$V_{IN} = 10\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = 1$	3.5			MHz
-3 dB Closed-Loop Bandwidth	$f_{-3\text{ dB}}$	$V_{IN} = 10\text{ mV p-p}$, $R_L = 2\text{ k}\Omega$, $A_V = 1$	6			MHz
Total Harmonic Distortion Plus Noise	THD + N	$V_{IN} = 1\text{ V rms}$, $A_V = 1$, $R_L = 2\text{ k}\Omega$, $f = 1\text{ kHz}$	0.002			%
EMI Rejection of $+IN$ x	EMIR	$V_{IN} = 200\text{ mV p-p}$				
$f = 1000\text{ MHz}$			70			dB
$f = 2400\text{ MHz}$			90			dB
NOISE PERFORMANCE						
Voltage Noise	$e_{n\text{ p-p}}$	0.1 Hz to 10 Hz	175			nV p-p
Voltage Noise Density	e_n	$f = 10\text{ Hz}$	10			$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{ kHz}$	8			$\text{nV}/\sqrt{\text{Hz}}$
Current Noise Density	i_n	$f = 1\text{ kHz}$	0.2			$\text{pA}/\sqrt{\text{Hz}}$
MULTIPLE AMPLIFIERS, CHANNEL SEPARATION	C_s	$f = 1\text{ kHz}$	127			dB

¹ All inputs are stressed to 32 V beyond supplies for 500 ms.

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	36 V
Input Voltage	$V_{SY} \pm 32$ V
Differential Input Voltage	$\pm V_{SY}$
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-40°C to +125°C
Junction Temperature Range	-65°C to +150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.
Field induced charged device model (FICDM) per ANSI/ESDA/JEDEC JS-002.

Machine model (MM) per ANSI/ESD STM5.2. MM voltage values are for characterization only.

ESD Ratings for ADA4177-2CHIPS

Table 4. ADA4177-2CHIPS, 8-Pad CHIP

ESD Model	Withstand Threshold (V)	Class
HBM	4000	3A
FICDM	1250	IV
MM	200	Not applicable

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTION





Figure 2. Pad Configuration

Table 5. Pad Configuration Descriptions¹

Pad No.	Mnemonic	X Coordinate	Y Coordinate	Description
1	OUT A	-600	+522	Output, Channel A
2	-IN A	-625	+421	Inverting Input, Channel A
3	+IN A	-625	-389	Noninverting Input, Channel A
4	V-	-520	-550	Negative Supply Voltage
5	+IN B	+625	-389	Noninverting Input, Channel B
6	-IN B	+625	+421	Inverting Input, Channel B
7	OUT B	+600	+522	Output, Channel B
8	V+	+510	+550	Positive Supply Voltage

¹ All dimensions are referenced from the center of the die to the center of each bond pad.

OUTLINE DIMENSIONS



DIE SPECIFICATIONS AND ASSEMBLY RECOMMENDATIONS

Table 6. Die Specifications

Parameter	Value	Unit
Chip Size	1360 × 1210	µm
Scribe Line Width	90	µm
Die Size (Maximum)	1450 × 1300	µm
Thickness	12	mils
Backside	Connect to V-	Not applicable
Passivation	Undoped oxide/silicon nitride (SiN)	Not applicable
Bond Pads (Minimum)	70 × 70	µm
Bond Pad Composition	Aluminum silicon (AlSi) (1.0%), copper (Cu) (0.5%)	%
Polyimide Thickness	18	µm
Die Marker ID	ada4177_2z	Not applicable

Table 7. Assembly Recommendations

Assembly Component	Recommendation
Die Attach	Hitachi EN 4900GC
Bonding Method	Forward bond
Bonding Sequence	Lead to bond first = 1

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Ordering Quantity
ADA4177-2CHIPS	-40°C to +125°C	8-Pad Bare Die [CHIP]	C-8-24	400

¹ ADA4177-2CHIPS is RoHS compliant.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Analog Devices Inc.:](#)

[ADA4177-2ARZ](#) [ADA4177-2ARMZ-RL](#) [ADA4177-2ARZ-RL](#)