## FEATURES

Latch-up proof<br>Human body model (HBM) ESD rating: $\mathbf{8 k V}$<br>Low on resistance ( 13.5 ת)<br>$\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual-supply operation<br>9 V to 40 V single-supply operation<br>48 V supply maximum ratings<br>Fully specified at $\pm 15 \mathrm{~V}, \pm \mathbf{2 0} \mathrm{V},+12 \mathrm{~V}$, and $+\mathbf{3 6} \mathrm{V}$<br>$V_{s s}$ to $V_{D D}$ analog signal range

## APPLICATIONS

Relay replacement
Automatic test equipment
Data acquisition
Instrumentation
Avionics
Audio and video switching
Communication systems

FUNCTIONAL BLOCK DIAGRAMS


Figure 1. ADG5433 TSSOP and LFCSP_WQ


IN1 IN2 IN3 IN4
SWITCHES SHOWN FOR A LOGIC 1 INPUT.

Figure 2. ADG5434 TSSOP and LFCSP_WQ

## PRODUCT HIGHLIGHTS

1. Trench isolation guards against latch-up. A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
2. Low Ron.
3. Dual-supply operation. For applications where the analog signal is bipolar, the ADG5433/ADG5434 can be operated from dual supplies up to $\pm 22 \mathrm{~V}$.
4. Single-supply operation. For applications where the analog signal is unipolar, the ADG5433/ADG5434 can be operated from a single-rail power supply up to 40 V .
5. 3 V logic compatible digital inputs: $\mathrm{V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$.
6. No $\mathrm{V}_{\mathrm{L}}$ logic power supply required.

Rev. $C$

## TABLE OF CONTENTS

Features .....  .1
Applications. ..... 1
Functional Block Diagrams ..... 1
General Description ..... 1
Product Highlights .....  1
Revision History ..... 2
Specifications ..... 3
$\pm 15$ V Dual Supply ..... 3
$\pm 20$ V Dual Supply ..... 4
12 V Single Supply. ..... 5
36 V Single Supply ..... 6
REVISION HISTORY
6/13-Rev. B to Rev. C
Changes to Table 6 ..... 8
Added Figure 6; Renumbered Sequentially ..... 10
Changes to Table 10 ..... 10
Changes to Figure 9 ..... 12
Changes to Figure 26 and Figure 27 ..... 16
Deleted Figure 29 ..... 16
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 22
5/12—Rev. A to Rev. B
Removed Automotive Information (Throughout) .....  1
Changes to Ordering Guide ..... 22
Deleted Automotive Products Section ..... 22
6/11—Rev. 0 to Rev. A
Change to Features Section .....  1
Change to Iss Parameter, Table 2 ..... 5
Changes to Figure 4 ..... 10
Updated Outline Dimensions ..... 21
Changes to Ordering Guide ..... 22
Added Automotive Products Section ..... 22
10/10—Revision 0: Initial Version
Continuous Current per Channel, Sx or Dx .....  .8
Absolute Maximum Ratings .....  9
ESD Caution .....  9
Pin Configurations and Function Descriptions ..... 10
Typical Performance Characteristics. ..... 12
Test Circuits ..... 16
Terminology ..... 18
Trench Isolation ..... 19
Applications Information ..... 20
Outline Dimensions ..... 21
Ordering Guide ..... 22

ADG5433/ADG5434

## SPECIFICATIONS

$\pm 15$ V DUAL SUPPLY
$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 1.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, Ron <br> On-Resistance Match Between Channels, $\Delta$ Ron <br> On-Resistance Flatness, Rflat (on) | $\begin{aligned} & 13.5 \\ & 15 \\ & 0.3 \\ & 0.8 \\ & 1.8 \\ & 2.2 \end{aligned}$ | 18 1.3 2.6 | $V_{D D}$ to $V_{S S}$ <br> 22 <br> 1.4 <br> 3 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \text {; see Figure } 27 \\ & \mathrm{~V}_{\mathrm{DD}}=+13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-13.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, ID (Off) <br> Channel On Leakage, ID (On), Is (On) | $\begin{aligned} & \pm 0.05 \\ & \pm 0.25 \\ & \pm 0.1 \\ & \pm 0.4 \\ & \pm 0.1 \\ & \pm 0.4 \end{aligned}$ | $\pm 1$ <br> $\pm 4$ <br> $\pm 4$ | $\pm 7$ <br> $\pm 30$ $\pm 30$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{S S}=-16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \text {; see Figure } 26 \end{aligned}$ |
| DIGITAL INPUTS <br> Input High Voltage, Vinh <br> Input Low Voltage, VINL Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & 0.002 \\ & 6 \end{aligned}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $\vee$ min <br> $\checkmark$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| Transition Time, ttransition | 157 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 207 | 245 | 272 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$ |
| ton ( $\overline{\mathrm{EN}}$ ) | 160 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 196 | 241 | 274 | ns max | $\mathrm{V}_{\mathrm{S}}=10 \mathrm{~V}$; see Figure 34 |
| toff ( $\overline{\mathrm{EN}}$ ) | 91 |  |  |  |  |
|  | 106 | 138 | 140 | ns max | $\mathrm{V}_{\mathrm{s}}=10 \mathrm{~V}$; see Figure 34 |
| Break-Before-Make Time Delay, $\mathrm{t}_{\mathrm{D}}$ | 45 |  | $21$ | ns typ ns min | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=10 \mathrm{~V} \text {; see Figure } 33 \end{aligned}$ |
| Charge Injection, Qins | $130$ |  |  | pC typ | $V_{s}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{s}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see Figure 35 |
| Off Isolation | -60 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz}$; see Figure 29 |
| Channel-to-Channel Crosstalk | -60 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;$ <br> Figure 28 |
| Total Harmonic Distortion + Noise | 0.01 |  |  | \% typ | $\begin{aligned} & \mathrm{RL}=1 \mathrm{k} \Omega, 15 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} ; \\ & \text { see Figure } 30 \end{aligned}$ |
| -3 dB Bandwidth | 145 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; see Figure 31 |
| Insertion Loss | -0.9 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;$ <br> see Figure 31 |
| $\mathrm{C}_{5}$ (Off) | 14 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $C_{\text {d }}$ (Off) | 24 |  |  | pF typ | $V_{s}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{s}}(\mathrm{On})$ |  |  |  |  |  |


| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER REQUIREMENTS | $\begin{aligned} & 45 \\ & 55 \\ & 0.001 \end{aligned}$ |  | 70 | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-16.5 \mathrm{~V}$ |
| IDD |  |  |  |  | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  |  |  |  |
| Iss |  |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  | 1 | $\mu \mathrm{A}$ max |  |
| $V_{\text {DD }} / V_{S S}$ |  |  | $\pm 9 / \pm 22$ | $\checkmark$ min/V max | $\mathrm{GND}=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## $\pm 20$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-20 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2.


| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Insertion Loss | -0.8 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;$ <br> see Figure 31 |
| $\mathrm{C}_{5}$ (Off) | 15 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}$ (Off) | 23 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{d}}(\mathrm{On}), \mathrm{Cs}^{(O n)}$ | 52 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-22 \mathrm{~V}$ |
| ldo | 50 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  | 70 |  | 110 | $\mu \mathrm{A}$ max |  |
| Iss | 0.001 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  |  |  | 1 | $\mu \mathrm{A}$ max |  |
| $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\text {SS }}$ |  |  | $\pm 9 / \pm 22$ | $V$ min/V max | $\mathrm{GND}=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## 12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 3.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |
| Analog Signal Range |  |  | 0 V to $\mathrm{V}_{\mathrm{DD}}$ | V |  |
| On Resistance, Ron | 26 |  |  | $\Omega$ typ | $V_{s}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \text {; see }$ <br> Figure 27 |
|  | 30 | 36 | 42 | $\Omega$ max | $\mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$ |
| On-Resistance Match Between Channels, $\Delta$ Ron | 0.3 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  |  |  |  |  |  |
|  | 1 | 1.5 | 1.6 | $\Omega$ max |  |
| On-Resistance Flatness, Rflat (on) | 5.5 |  |  | $\Omega$ typ | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}$ to $10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
|  | 6.5 | 8 | 12 | $\Omega$ max |  |
| LEAKAGE CURRENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |
| Source Off Leakage, Is (Off) | $\pm 0.05$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V}$ |
|  | $\pm 0.25$ | $\pm 1$ | $\pm 7$ | $n A$ max |  |
| Drain Off Leakage, $\mathrm{I}_{\mathrm{D}}$ (Off) | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=1 \mathrm{~V} / 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} / 1 \mathrm{~V}$ |
|  | $\pm 0.4$ | $\pm 4$ | $\pm 30$ | nA max |  |
| Channel On Leakage, $\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{Is}_{\text {( }}(\mathrm{On})$ | $\pm 0.1$ |  |  | nA typ | $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} / 10 \mathrm{~V}$; see Figure 26 |
|  | $\pm 0.4$ | $\pm 4$ | $\pm 30$ | nA max |  |
| DIGITAL INPUTS |  |  |  |  |  |
| Input High Voltage, VINH |  |  | 2.0 | $\checkmark$ min |  |
| Input Low Voltage, ViNL |  |  | 0.8 | $\checkmark$ max |  |
| Input Current, $\mathrm{I}_{\text {INL }}$ or $\mathrm{l}_{\mathrm{INH}}$ | 0.002 |  |  | $\mu \mathrm{A}$ typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ |
|  |  |  | $\pm 0.1$ | $\mu \mathrm{A}$ max |  |
| Digital Input Capacitance, $\mathrm{Clin}^{\text {a }}$ | 6 |  |  |  |  |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ |  |  |  |  |  |
| Transition Time, ttransition | 220 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 290 | 357 | 400 | ns max | $\mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}$ |
| ton ( $\overline{\mathrm{EN}}$ ) | 228 |  |  | ns typ | $\mathrm{RL}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 289 | 370 | 426 | ns max | $\mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}$; see Figure 34 |
| $\mathrm{t}_{\text {OFF }}(\overline{\mathrm{EN}}$ ) | 90 |  |  | ns typ | $\mathrm{RL}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  | 115 | 131 | 151 | ns max | $\mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}$; see Figure 34 |
| Break-Before-Make Time Delay, to | 106 |  |  | ns typ | $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ |
|  |  |  | 54 | ns min | $\mathrm{V}_{51}=\mathrm{V}_{52}=8 \mathrm{~V}$; see Figure 33 |
| Charge Injection, Qin | 60 |  |  | pC typ | $V_{s}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{s}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see Figure 35 |
| Off Isolation | -60 |  |  | dB typ | $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$; see Figure 29 |

## ADG5433/ADG5434

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Channel-to-Channel Crosstalk | -60 |  |  | dB typ | $\mathrm{RL}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ Figure 28 |
| Total Harmonic Distortion + Noise | 0.1 |  |  | \% typ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, 6 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to }$ <br> 20 kHz ; see Figure 30 |
| -3 dB Bandwidth | 150 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} \text {; see }$ <br> Figure 31 |
| Insertion Loss | -0.8 |  |  | dB typ | $R \mathrm{~L}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ Figure 31 |
| $\mathrm{C}_{s}$ (Off) | 18 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $C_{\text {D }}$ (Off) | 28 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{d}}(\mathrm{On}), \mathrm{C}_{\text {S }}(\mathrm{On})$ | 54 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V}$ |
| ldo | 40 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ |
|  | 50 |  | 65 | $\mu \mathrm{A}$ max |  |
| VDD |  |  | 9/40 | $\checkmark$ min/ $/$ max | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\text {ss }}=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## 36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 4.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, Ron <br> On-Resistance Match Between Channels, $\Delta$ Ron <br> On-Resistance Flatness, Rflat (on) | $\begin{aligned} & 14.5 \\ & 16 \\ & 0.3 \\ & 0.8 \\ & 3.5 \\ & 4.3 \end{aligned}$ | 19 <br> 1.3 <br> 5.5 | 0 V to $\mathrm{V}_{\mathrm{DD}}$ <br> 23 <br> 1.4 <br> 6.5 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \text {; see }$ <br> Figure 27 $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=32.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, lo (Off) <br> Channel On Leakage, ID (On), IS (On) | $\begin{aligned} & \pm 0.05 \\ & \pm 0.25 \\ & \pm 0.1 \\ & \pm 0.4 \\ & \pm 0.1 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 1 \\ & \pm 4 \\ & \pm 4 \end{aligned}$ | $\pm 7$ <br> $\pm 30$ $\pm 30$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=39.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} / 1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} / 1 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} / 30 \mathrm{~V} \text {; see Figure } 26 \end{aligned}$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ Input Low Voltage, $\mathrm{V}_{\mathrm{INL}}$ Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & 0.002 \\ & 6 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $V$ min <br> $V$ max <br> $\mu A$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> Transition Time, ttransition <br> ton $(\overline{\mathrm{EN}})$ <br> toff ( $\overline{\mathrm{EN}})$ <br> Break-Before-Make Time Delay, to | $\begin{aligned} & 180 \\ & 262 \\ & 176 \\ & 216 \\ & 98 \\ & 123 \\ & 50 \end{aligned}$ | $\begin{aligned} & 274 \\ & 238 \\ & 127 \end{aligned}$ | $\begin{aligned} & 289 \\ & 268 \\ & 129 \\ & 21 \end{aligned}$ | ns typ ns max ns typ ns max ns typ ns max ns typ ns min | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \text {; see Figure } 34 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} ; \text { see Figure } 34 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, C_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=18 \mathrm{~V} \text {; see Figure } 33 \end{aligned}$ |

## ADG5433/ADG5434

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Charge Injection, Qıл | 150 |  |  | pC typ | $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{R}_{\mathrm{s}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see Figure 35 |
| Off Isolation | -60 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ <br> Figure 29 |
| Channel-to-Channel Crosstalk | -60 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ Figure 28 |
| Total Harmonic Distortion + Noise | 0.4 |  |  | \% typ | $\mathrm{RL}_{\mathrm{L}}=1 \mathrm{k} \Omega, 18 \mathrm{~V}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to }$ <br> 20 kHz ; see Figure 30 |
| -3 dB Bandwidth | 135 |  |  | MHz typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; see Figure 31 |
| Insertion Loss | -1 |  |  | dB typ | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;$ <br> see Figure 31 |
| $\mathrm{C}_{5}$ (Off) | 18 |  |  | pF typ | $\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $C_{\text {d }}$ (Off) | 28 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{Cs}_{\text {( }}(\mathrm{On})$ | 46 |  |  | pF typ | $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}=39.6 \mathrm{~V}$ |
| Ido | 80 |  |  | $\mu \mathrm{A}$ typ | Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\text {D }}$ |
|  | 100 |  | 130 | $\mu \mathrm{A}$ max |  |
| $V_{D D}$ |  |  | 9/40 | $V$ min/V max | $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{ss}}=0 \mathrm{~V}$ |

[^0]
## ADG5433/ADG5434

## CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx

Table 5. ADG5433

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CONTINUOUS CURRENT, Sx OR Dx |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-15 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 80 | 58 | 36 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 147 | 103 | 70 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-20 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\text {JA }}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 85 | 63 | 39 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 156 | 109 | 74 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 63 | 45 | 28 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 116 | 84 | 53 | mA maximum |
| $V_{D D}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 83 | 60 | 37 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 151 | 107 | 72 | mA maximum |

Table 6. ADG5434

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CONTINUOUS CURRENT, Sx OR Dx |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-15 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 70 | 51 | 31 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 117 | 76 | 49 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-20 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 74 | 54 | 33 | mA maximum |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ ) | 123 | 79 | 50 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$ |  |  |  |  |
| $\operatorname{TSSOP}\left(\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 54 | 39 | 23 | mA maximum |
| LFCSP ( $\theta_{\text {JA }}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 94 | 64 | 44 | mA maximum |
| $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\text {JA }}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 73 | 53 | 32 | mA maximum |
| $\operatorname{LFCSP}\left(\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}\right)$ | 120 | 78 | 50 | mA maximum |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 7.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {D }}$ to $\mathrm{V}_{S S}$ | 48 V |
| VDD to GND | -0.3 V to +48 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -48V |
| Analog Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | $V_{S S}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or }$ 30 mA , whichever occurs first |
| Peak Current, Sx or Dx Pins ADG5433 | 280 mA (pulsed at 1 ms , $10 \%$ duty cycle maximum) |
| ADG5434 | 240 mA (pulsed at 1 ms , 10\% duty cycle maximum) |
| Continuous Current, Sx or Dx² | Data + 15\% |
| Temperature Range |  |
| Operating | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\text {JA }}$ |  |
| 16-Lead TSSOP (4-Layer Board) | $112.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead TSSOP (4-Layer Board) | $143^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead LFCSP (4-Layer Board) | $30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb Free | $260(+0 /-5)^{\circ} \mathrm{C}$ |

${ }^{1}$ Overvoltages at the $I N x, S x$, and $D x$ pins are clamped by internal diodes. Limit current to the maximum ratings given.
${ }^{2}$ See Table 5 and Table 6.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Only one absolute maximum rating can be applied at any one time.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADG5433 TSSOP Pin Configuration


Figure 4. ADG5433 LFCSP_WQ Pin Configuration

Table 8. ADG5433 Pin Function Descriptions

| Pin No. |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| TSSOP | LFCSP_WQ |  |  |
| 1 | 15 | $V_{\text {D }}$ | Most Positive Power Supply Potential. |
| 2 | 16 | S1A | Source Terminal 1A. This pin can be an input or an output. |
| 3 | 1 | D1 | Drain Terminal 1. This pin can be an input or an output. |
| 4 | 2 | S1B | Source Terminal 1B. This pin can be an input or an output. |
| 5 | 3 | S2B | Source Terminal 2B. This pin can be an input or an output. |
| 6 | 4 | D2 | Drain Terminal 2. This pin can be an input or an output. |
| 7 | 5 | S2A | Source Terminal 2A. This pin can be an input or an output. |
| 8 | 6 | IN2 | Logic Control Input 2. |
| 9 | 7 | IN3 | Logic Control Input 3. |
| 10 | 8 | S3A | Source Terminal 3A. This pin can be an input or an output. |
| 11 | 9 | D3 | Drain Terminal 3. This pin can be an input or an output. |
| 12 | 10 | S3B | Source Terminal 3B. This pin can be an input or an output. |
| 13 | 11 | Vss | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground. |
| 14 | 12 | $\overline{\mathrm{EN}}$ | Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx logic inputs determine the on switches. |
| 15 | 13 | IN1 | Logic Control Input 1. |
| 16 | 14 | GND | Ground (0V) Reference. |
|  | EP | Exposed Pad | The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, $\mathrm{V}_{\mathrm{s}}$. |

Table 9. ADG5433 Truth Table

| $\overline{\mathbf{E N}}$ | INx | SxA | SxB |
| :--- | :--- | :--- | :--- |
| 1 | $X$ | Off | Off |
| 0 | 0 | Off | On |
| 0 | 1 | On | Off |



Figure 5. ADG5434 TSSOP Pin Configuration


NOTES

1. THE EXPOSED PAD IS CONNECTED INTERNALLY.

FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, $\mathrm{V}_{\text {SS }}$.

Figure 6. ADG5434 LFCSP_WQ Pin Configuration

Table 10. ADG5434 Pin Function Descriptions

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| TSSOP | LFCSP_WQ | Mnemonic | Description |
| 1 | 19 | IN1 | Logic Control Input 1. |
| 2 | 20 | S1A | Source Terminal 1A. This pin can be an input or an output. |
| 3 | 1 | D1 | Drain Terminal 1. This pin can be an input or an output. |
| 4 | 2 | S1B | Source Terminal 1B. This pin can be an input or an output. |
| 5 | 3 | VSS | Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to |
|  |  | ground. |  |
| 6 | 4 | GND | Ground (0V) Reference. |
| 7 | 5 | S2B | Source Terminal 2B. This pin can be an input or an output. |
| 8 | 6 | D2 | Drain Terminal 2. This pin can be an input or an output. |
| 9 | 7 | S2A | Source Terminal 2A. This pin can be an input or an output. |
| 10 | 8 | IN2 | Logic Control Input 2. |
| 11 | 9 | IN3 | Logic Control Input 3. |
| 12 | 10 | S3A | Source Terminal 3A. This pin can be an input or an output. |
| 13 | 11 | D3 | Drain Terminal 3. This pin can be an input or an output. |
| 14 | 12 | S3B | Source Terminal 3B. This pin can be an input or an output. |
| 15 | N/A | NC | No Connect. |
| 16 | 13 | VDD | Most Positive Power Supply Potential. |
| 17 | 14 | S4B | Source Terminal 4B. This pin can be an input or an output. |
| 18 | 15 | D4 | Drain Terminal 4. This pin can be an input or an output. |
| 19 | 16 | S4A | Source Terminal 4A. This pin can be an input or an output. |
| 20 | 17 | IN4 | Logic Control Input 4. |
| N/A | 18 | EN | Active Low Digital Input. When high, the device is disabled and all switches are off. When low, INx |
|  |  | Iogic inputs determine the on switches. |  |
| N/A | EP | Exposed | The exposed pad is connected internally. For increased reliability of the solder joints and maximum |
|  |  | thermal capability, it is recommended that the pad be soldered to the substrate, Vss. |  |

Table 11. ADG5434 Truth Table

| INx | SxA | SxB |
| :--- | :--- | :--- |
| 0 | Off | On |
| 1 | On | Off |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 7. On Resistance as a Function of $V_{S}, V_{D}$ (Dual Supply)


Figure 8. On Resistance as a Function of $V_{S}, V_{D}$ (Dual Supply)


Figure 9. On Resistance as a Function of $V_{S,} V_{D}$ (Single Supply)


Figure 10. On Resistance as a Function of $V_{S}, V_{D}$ (Single Supply)


Figure 11. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, $\pm 15$ V Dual Supply


Figure 12. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 13. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, 12 V Single Supply


Figure 14. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, 36 V Single Supply


Figure 15. Leakage Currents as a Function of Temperature, $\pm 15$ V Dual Supply


Figure 16. Leakage Currents as a Function of Temperature, $\pm 20$ V Dual Supply


Figure 17. Leakage Currents as a Function of Temperature, 12 V Single Supply


Figure 18. Leakage Currents as a Function of Temperature, 36 V Single Supply


Figure 19. Off Isolation vs. Frequency


Figure 20. Crosstalk vs. Frequency


Figure 21. Charge Injection vs. Source Voltage


Figure 22. ACPSRR vs. Frequency


Figure 23. THD $+N$ vs. Frequency


Figure 24. Bandwidth


Figure 25. $t_{\text {TRANSITIon }}$ Times vs. Temperature

## TEST CIRCUITS



Figure 26. On and Off Leakage


Figure 27. On Resistance


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{V}_{\mathrm{S}}}$
Figure 28. Channel-to-Channel Crosstalk


Figure 29. Off Isolation


Figure 30. THD + Noise


Figure 31. Bandwidth


Figure 32. Switching Timing


Figure 33. Break-Before-Make Delay, $t_{D}$




Figure 35. Charge Injection

## TERMINOLOGY

$\mathrm{I}_{\mathrm{DD}}$
IDD represents the positive supply current.
Iss
Iss represents the negative supply current.
$V_{D}, V_{s}$
$\mathrm{V}_{\mathrm{D}}$ and $\mathrm{V}_{\mathrm{S}}$ represent the analog voltage on Terminal D and
Terminal S, respectively.
Ron
Ron is the ohmic resistance between Terminal D and Terminal S .
$\Delta \mathrm{R}_{\text {on }}$
$\Delta R_{\text {ON }}$ represents the difference between the $R_{\text {ON }}$ of any two channels.
$\mathbf{R}_{\text {flat (ON) }}$
The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by $\mathrm{R}_{\mathrm{flat}}$ (ON).

## $I_{s}$ (Off)

$\mathrm{I}_{\mathrm{s}}$ (Off) is the source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
$\mathrm{I}_{\mathrm{D}}$ (Off) is the drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{s}}(\mathbf{O n})$
$\mathrm{I}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{I}_{\mathrm{S}}(\mathrm{On})$ represent the channel leakage currents with the switch on.

Vinl
$\mathrm{V}_{\text {INL }}$ is the maximum input voltage for Logic 0 .
Vinh
$\mathrm{V}_{\text {INH }}$ is the minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}, \mathbf{I}_{\text {INH }}$
$\mathrm{I}_{\text {INL }}$ and $\mathrm{I}_{\text {INH }}$ represent the low and high input currents of the digital inputs.
$\mathrm{C}_{\mathrm{D}}$ (Off)
$C_{D}$ (Off) represents the off switch drain capacitance, which is measured with reference to ground.

Cs (Off)
$\mathrm{C}_{S}$ (Off) represents the off switch source capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{Cs}(\mathrm{On})$
$\mathrm{C}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{C}_{s}(\mathrm{On})$ represent on switch capacitances, which are measured with reference to ground.

## Cin

$\mathrm{C}_{\mathrm{IN}}$ represents digital input capacitance.
ton ( $\overline{\mathrm{EN}}$ )
$\mathrm{t}_{\text {on }}(\mathrm{EN})$ represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.
toff $(\overline{\mathbf{E N}})$
$t_{\text {toff }}(\overline{\mathrm{EN}})$ represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.
$\mathbf{t}_{\text {transition }}$
Delay time between the $50 \%$ and $90 \%$ points of the digital inputs and the switch on condition when switching from one address state to another.

## $t_{D}$

$t_{D}$ represents the off time measured between the $80 \%$ point of both switches when switching from one address state to another.

## Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB .

## On Response

On response is the frequency response of the on switch.
Total Harmonic Distortion + Noise (THD + N)
The ratio of the harmonic amplitude plus noise of the signal to the fundamental is represented by THD + N.

AC Power Supply Rejection Ratio (ACPSRR)
ACPSRR is a measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

## TRENCH ISOLATION

In the ADG5433/ADG5434, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.
In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.


Figure 36. Trench Isolation

## ADG5433/ADG5434

## APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The
ADG5433/ADG5434 high voltage switches allow single-supply
operation from 9 V to 40 V and dual supply operation from $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$. The ADG5433/ADG5434 (as well as other select devices within this family) achieve 8 kV human body model ESD ratings, which provide a robust solution eliminating the need for separate protect circuitry designs in some applications.

## OUTLINE DIMENSIONS



Figure 37. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)
Dimensions shown in millimeters


Figure 38. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ] $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-16-17)
Dimensions shown in millimeters


Figure 39. 20-Lead Thin Shrink Small Outline Package [TSSOP] ( $R U-20$ )
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.


Figure 40. 20-Lead Lead Frame Chip Scale Package [LFCSP_WQ] $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-20-8)
Dimensions shown in millimeters

| ORDERING GUIDE |
| :--- |
| Model $^{1}$ |$|$|  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| ADG5433BRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | EN Pin | Package Option |
| ADG5433BRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Thin Shrink Small Outline Package [TSSOP] | RU-16 |  |
| ADG5433BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ] | Yes | RU-16 |
| CP-16-17 |  |  |  |  |
| ADG5434BRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead Thin Shrink Small Outline Package [TSSOP] | No | RU-20 |
| ADG5434BRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead Thin Shrink Small Outline Package [TSSOP] | No | RU-20 |

${ }^{1} Z=$ RoHS Compliant Part.
Data Sheet
ADG5433/ADG5434

NOTES

## NOTES


[^0]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

