

# 3 V/5 V, 4/8 Channel High Performance Analog Multiplexers

# ADG608/ADG609

#### **FEATURES**

+3 V, +5 V,  $\pm 5$  V Power Supplies  $V_{SS}$  to  $V_{DD}$  Analog Signal Range Low On Resistance (30  $\Omega$  max) Fast Switching Times  $t_{ON}$  75 ns max  $t_{OFF}$  45 ns max Low Power Dissipation (1.5  $\mu$ W max) Break-Before-Make Construction ESD > 5000 V as per Military Standard 3015.7 TTL and CMOS Compatible Inputs

### **APPLICATIONS**

Automatic Test Equipment
Data Acquisition Systems
Communication Systems
Avionics and Military Systems
Microprocessor Controlled Analog Systems
Medical Instrumentation
Battery Powered Instruments
Remote Powered Equipment
Compatible with ±5 V DACs and ADCs such as
AD7840/8, AD7870/1/2/4/5/6/8

## **GENERAL DESCRIPTION**


The ADG608 and ADG609 are monolithic CMOS analog multiplexers comprising eight single channels and four differential channels respectively, fully specified for  $\pm 5$  V, +5 V and +3 V power supplies. The ADG608 switches one of eight inputs to a common output as determined by the 3-bit binary address lines A0, A1 and A2. The ADG609 switches one of four differential inputs to a common differential output as determined by the 2-bit binary address lines A0 and A1. An EN input on both devices is used to enable or disable the device. When disabled, all channels are switched OFF. All the address and enable inputs are TTL compatible over the full specified operating temperature range, making the parts suitable for bus-controlled systems such as data acquisition systems, process controls, avionics and ATEs since the TTL compatible address inputs simplify the digital interface design and reduce the board space requirements.

The ADG608/ADG609 are designed on an enhanced LC<sup>2</sup>MOS process that provides low power dissipation yet gives high switching speed and low on resistance. Each channel conducts equally well in both directions when ON and has an input signal range which extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. All channels exhibit break-before-make switching action preventing momentary shorting when switching channels. Inherent in the design is low charge injection for minimum transients when switching the digital inputs.

## REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

### **FUNCTIONAL BLOCK DIAGRAMS**



The ability to operate from single +3 V, +5 V or  $\pm 5$  V bipolar supplies makes the ADG608 and ADG609 perfect for use in battery operated instruments and with the new generation of DACs and ADCs from Analog Devices. The use of 5 V supplies and reduced operating currents gives much lower power dissipation than devices operating from  $\pm 15$  V supplies.

## **PRODUCT HIGHLIGHTS**

- Extended Signal Range
   The ADG608/ADG609 are fabricated on an enhanced LC<sup>2</sup>MOS process giving an increased signal range which extends to the supplies.
- 2. Low Power Dissipation
- 3. Low Ron
- 4. Fast Switching Times
- 5. Break-Before-Make Switching Switches are guaranteed break-before-make so that input signals are protected against momentary shorting.
- 6. Single/Dual Supply Operation

## **ORDERING GUIDE**

Model	Temperature Range	Package Option*
ADG608BN	-40°C to +85°C	N-16
ADG608BR	-40°C to +85°C	R-16A
ADG608BRU	-40°C to +85°C	RU-16
ADG608TRU	-55°C to +125°C	RU-16
ADG609BN	-40°C to +85°C	N-16
ADG609BR	-40°C to +85°C	R-16A
ADG609BRU	-40°C to +85°C	RU-16

\*N = Plastic DIP; RU = Thin Shrink Small Outline Package (TSSOP); R = 0.15" Small Outline IC (SOIC).

© Analog Devices, Inc., 1995

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

# ADG608/ADG609-SPECIFICATIONS

**DUAL SUPPLY**<sup>1</sup> ( $V_{DD} = +5 \text{ V} \pm 10\%$ ,  $V_{SS} = -5 \text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted)

Parameter	B Ver +25°C	rsion -40°C to +85°C	1	rsion -55°C to +125°C	Units	Test Conditions/ Comments
ANALOG SWITCH						
Analog Signal Range		$V_{SS}$ to $V_{DD}$		$V_{SS}$ to $V_{DD}$	V	
$R_{ON}$	22		22		Ω typ	$-3.5 \text{ V} \le \text{V}_{\text{S}} \le +3.5 \text{ V}, \text{I}_{\text{S}} = -1 \text{ mA};$
	30	35	30	40	Ω max	$V_{DD}$ = +4.5 V, $V_{SS}$ = -4.5 V; Test Circuit 1
$\Delta R_{ON}$	5	6	5	6	Ω max	$-3 \text{ V} \le \text{V}_{\text{S}} \le +3 \text{ V}, \text{I}_{\text{DS}} = -1 \text{ mA};$ $\text{V}_{\text{DD}} = +5 \text{ V}, \text{V}_{\text{SS}} = -5 \text{ V}$
R <sub>ON</sub> Match	2	3	2	3	Ω max	$V_S = 0 \text{ V}, I_{DS} = -1 \text{ mA};$ $V_{DD} = +5 \text{ V}, V_{SS} = -5 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.05		±0.05		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \pm 4.5 \text{ V};$
8 8 9 7	±0.5	$\pm 2$	±0.5	±10	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.05		±0.05		nA typ	$V_D = \pm 4.5 \text{ V}, V_S = \mp 4.5 \text{ V};$
ADG608	±0.5	$\pm 2$	±0.5	±10	nA max	Test Circuit 3
ADG609	±0.5	±1	±0.5	±5	nA max	Test chedit o
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.05	-1	±0.05	±0	nA typ	$V_S = V_D = \pm 4.5 \text{ V};$
ADG608	±0.03	±3	$\pm 0.03$ $\pm 0.5$	±20	nA max	Test Circuit 4
ADG6008 ADG609	$\pm 0.5$	±3 ±1.5	$\pm 0.5$	±10	nA max	Test Circuit 4
DIGITAL INPUTS		0.4		0.4	37	
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
$I_{INL}$ or $I_{INH}$		±1		±1	μA max	$V_{IN} = 0$ or $V_{DD}$
C <sub>IN</sub> , Digital Input Capacitance	5		5		pF typ	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
$t_{\mathrm{TRANSITION}}$	50		50		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	75	90	75	100	ns max	$V_{S1} = \pm 3.5 \text{ V}, V_{S8} = \pm 3.5 \text{ V};$ Test Circuit 5
$t_{OPEN}$	10		10		ns min	$R_L = 300 \ \Omega, \ C_L = 35 \ pF;$ $V_S = +3.5 \ V; \ Test \ Circuit \ 6$
t <sub>ON</sub> (EN)	50		50		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
	75	90	75	100	ns max	$V_S = +3.5 \text{ V}$ ; Test Circuit 7
$t_{OFF}$ (EN)	30		30		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	45	60	45	75	ns max	$V_S = +3.5 \text{ V}$ ; Test Circuit 7
Charge Injection	6		6		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$ Test Circuit 8
OFF Isolation	85		85		dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ; $V_S = 3 \text{ V rms}$ ; Test Circuit 9
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ; Test Circuit 10
$C_S$ (OFF) $C_D$ (OFF)	9		9		pF typ	2 of Chicar IV
ADG608	40		40		pF typ	
ADG609	20		20		pF typ	
$C_{\rm D}$ (ON)	20		۵۵		hr. th	
ADG608	54		54		pF typ	
ADG609	34		34		pF typ	
					F- 7F	
POWER REQUIREMENTS	0.05	0.0	0.05	0.0		N ON W
$I_{DD}$	0.05	0.2	0.05	0.2	μA typ	$V_{IN} = 0 \text{ V or } V_{DD}$
-	0.2	2	0.2	2	μA max	
${ m I}_{ m SS}$	0.01	0.1	0.01	0.1	μA typ	
	0.1	1	0.1	1	μA max	

#### NOTES

–2– REV. A

 $<sup>^1</sup>Temperature$  ranges are as follows: B Version: –40  $^{\circ}C$  to +85  $^{\circ}C$ ; T Version: –55  $^{\circ}C$  to +125  $^{\circ}C$ .

<sup>&</sup>lt;sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

# SINGLE SUPPLY<sup>1</sup> ( $V_{DD} = +5 \text{ V} \pm 10\%$ , $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted)

Parameter	B Ve +25°C	rsion -40°C to +85°C	1	rsion -55°C to +125°C	Units	Test Conditions/ Comments
ANALOG SWITCH				- <del>-</del>		
Analog Switch Analog Signal Range		O to V		O to V	V	
0 0	40	0 to $V_{\mathrm{DD}}$	40	0 to $V_{\mathrm{DD}}$		V .25 V I 1 mA.
$R_{ON}$	40	00	40	70	Ωtyp	$V_S = +3.5 \text{ V}, I_S = -1 \text{ mA};$
	50	60	50	70	Ω max	$V_{DD} = +4.5 \text{ V};$
AD	5	6	5	6	0	Test Circuit 1
$\Delta  m R_{ON}$	3	O	3	O	Ω max	$+1 \text{ V} \leq \text{V}_{\text{S}} \leq +3 \text{ V}, \text{ I}_{\text{DS}} = -1 \text{ mA};$
D. Matab	2	3	2	3	O mar	$V_{DD} = +5 V$
R <sub>ON</sub> Match	L 2	ა	۵	3	Ω max	$V_S = 0 \text{ V}, I_{DS} = -1 \text{ mA};$ $V_{DD} = +5 \text{ V}$
						V <sub>DD</sub> = +3 V
LEAKAGE CURRENTS						$V_{DD} = +5.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.05		±0.05		nA typ	$V_D = 4.5 \text{ V}/0.1 \text{ V}, V_S = 0.1 \text{ V}/4.5 \text{ V};$
Double of Figure 13 (of F)	±0.5	$\pm 2$	±0.5	±10	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.05	_~	±0.05	_10	nA typ	$V_D = 4.5 \text{ V}/0.1 \text{ V}, V_S = 0.1 \text{ V}/4.5 \text{ V};$
ADG608	±0.5	$\pm 2$	±0.5	±10	nA max	Test Circuit 3
ADG609	$\pm 0.5$	± 1	$\pm 0.5$	±5	nA max	1 cst circuit 3
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.05$	<u>- 1</u>	$\pm 0.05$	±3	nA typ	$V_S = V_D = 4.5 \text{ V}/0.1 \text{ V};$
ADG608	$\pm 0.03$	±3	$\pm 0.03$ $\pm 0.5$	±20	nA max	Test Circuit 4
ADG008 ADG609	$\pm 0.5$	±1.5	$\pm 0.5 \\ \pm 0.5$	±10	nA max	1 est Circuit 4
ADG000	±0.5	±1.0		±10	IIA IIIax	
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>		±1		±1	μA max	$V_{IN} = 0$ or $V_{DD}$
C <sub>IN</sub> , Digital Input Capacitance	5		5		pF typ	· IIV DD
					1 31	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
$t_{TRANSITION}$	80		80		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	100	130	100	150	ns max	$V_{S1} = 3.5 \text{ V/0 V}, V_{S8} = 0 \text{ V/3.5 V};$
						Test Circuit 5
$t_{OPEN}$	10		10		ns min	$R_L = 300 \Omega, C_L = 35 pF;$
						$V_S = +3.5 \text{ V}$ ; Test Circuit 6
t <sub>ON</sub> (EN)	80		80		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	100	130	100	150	ns max	$V_S = +3.5 \text{ V}$ ; Test Circuit 7
$t_{OFF}$ (EN)	40		40		ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
	50	60	50	75	ns max	$V_S = +3.5 \text{ V}$ ; Test Circuit 7
Charge Injection	0.5		0.5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
	3		3		pC max	Test Circuit 8
OFF Isolation	85		85		dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ;
						V <sub>S</sub> = 1.5 V rms; Test Circuit 9
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 1 \text{ k}\Omega, C_L = 15 \text{ pF}, f = 100 \text{ kHz};$
						Test Circuit 10
$C_S$ (OFF)	9		9		pF typ	
$C_{\rm D}$ (OFF)						
ADG608	40		40		pF typ	
ADG609	20		20		pF typ	
$C_{D}$ (ON)						
ADG608	54		54		pF typ	
ADG609	34		34		pF typ	
	1				1 71	
POWER REQUIREMENTS	1					
$ m I_{DD}$	0.05	0.2	0.05	0.2	μA typ	$V_{IN} = 0 \text{ V or } V_{DD}$
	0.2	2	0.2	2	μA max	

NOTES  $^{1}\text{Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C. <math display="inline">^{2}\text{Guaranteed}$  by design, not subject to production test. Specifications subject to change without notice.

# ADG608/ADG609-SPECIFICATIONS

SINGLE SUPPLY<sup>1</sup> ( $V_{DD} = +3.3 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted)

Parameter	B Ver	rsion -40°C to +85°C		rsion -55°C to +125°C	Units	Test Conditions/
ANALOG SWITCH						
Analog Signal Range		$0$ to $V_{\mathrm{DD}}$		$0$ to $V_{\mathrm{DD}}$	V	
R <sub>ON</sub>	60	O to VDD	60	O to VDD	Ω typ	$V_S = +1.5 \text{ V}, I_S = -1 \text{ mA};$
TOON	90	100	90	120	Ω max	$V_{DD} = +3 \text{ V}$ ; Test Circuit 1
R <sub>ON</sub> Match	3	3	3	3	Ω max	$V_{\rm DD} = 40 \text{ V}$ , rest chean $V_{\rm S} = 0 \text{ V}$ , $I_{\rm DS} = -1 \text{ mA}$ , $V_{\rm DD} = +3.3 \text{ V}$
LEAKAGE CURRENTS						$V_{DD} = +3.6 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.05	. 0	±0.05	. 10	nA typ	$V_D = 2.6 \text{ V}/0.1 \text{ V}, V_S = 0.1 \text{ V}/2.6 \text{ V};$
D (OFF)	±0.5	$\pm 2$	±0.5	±10	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.05		±0.05		nA typ	$V_D = 2.6 \text{ V}/0.1 \text{ V}, V_S = 0.1 \text{ V}/2.6 \text{ V};$
ADG608	±0.5	±2	±0.5	±10	nA max	Test Circuit 3
ADG609	±0.5	±1	±0.5	$\pm 5$	nA max	
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.05		±0.05		nA typ	$V_S = V_D = 2.6 \text{ V}/0.1 \text{ V};$
ADG608	±0.5	±3	±0.5	$\pm 20$	nA max	Test Circuit 4
ADG609	±0.5	±1.5	±0.5	±10	nA max	
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>		±1		±1	μA max	$V_{IN} = 0$ or $V_{DD}$
C <sub>IN</sub> , Digital Input Capacitance	5		5		pF typ	· IIV · · · · · · · · · · · · · · · · ·
DYNAMIC CHARACTERISTICS <sup>2</sup>						
	120		120		ne typ	$R_L = 300 \Omega, C_L = 35 pF;$
$t_{TRANSITION}$	170	225	170	250	ns typ	$V_{S1} = 1.5 \text{ V/O V}, V_{S8} = 0 \text{ V/1.5 V};$
	170	223	170	230	ns max	$V_{S1} = 1.3 \text{ V/O V}, V_{S8} = 0 \text{ V/1.3 V},$ Test Circuit 5
<b>.</b>	10		10		na min	R <sub>L</sub> = $300 \Omega$ , C <sub>L</sub> = $35 pF$ ;
$t_{OPEN}$	10		10		ns min	$V_S = +1.5 \text{ V}$ ; Test Circuit 6
+ (ENI)	120		120		ng trm	
$t_{ON}$ (EN)		005		950	ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
(ENI)	170	225	170	250	ns max	$V_S = +1.5 \text{ V}$ ; Test Circuit 7
t <sub>OFF</sub> (EN)	40	~~	40	00	ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF;$
	60	75	60	90	ns max	$V_S = +1.5 \text{ V}$ ; Test Circuit 7
Charge Injection	0.5		0.5		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF};$
0.777	3		3		pC max	Test Circuit 8
OFF Isolation	85		85		dB typ	$R_L = 1 \text{ k}\Omega$ , $C_L = 15 \text{ pF}$ , $f = 100 \text{ kHz}$ ; $V_S = 1 \text{ V rms}$ ; Test Circuit 9
Channel-to-Channel Crosstalk	85		85		dB typ	$R_L = 1 \text{ k}\Omega, C_L = 15 \text{ pF}, f = 100 \text{ kHz};$
C (OFF)					nE +	Test Circuit 10
C <sub>s</sub> (OFF)	9		9		pF typ	
$C_{\rm D}$ (OFF)	40		40		nF +	
ADG608	40		40		pF typ	
ADG609	20		20		pF typ	
$C_{\rm D}$ (ON)	- 4					
ADG608	54		54		pF typ	
ADG609	34		34		pF typ	
POWER REQUIREMENTS						
$I_{\mathrm{DD}}$	0.05	0.2	0.05	0.2	μA typ	$V_{IN} = 0 \text{ V or } V_{DD}$
	0.2	2	0.2	2	μA max	

-4-REV. A

 $<sup>^1</sup>Temperature$  ranges are as follows: B Version: –40°C to +85°C; T Version: –55°C to +125°C.  $^2Guaranteed$  by design, not subject to production test.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS <sup>1</sup>
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$
$V_{DD}$ to GND0.3 V to +6.5 V
V <sub>SS</sub> to GND+0.3 V to -6.5 V
Analog, Digital Inputs <sup>2</sup> $-0.3 \text{ V}$ to $V_{DD} + 2 \text{ V}$
or 20 mA, Whichever Occurs First
Continuous Current, S or D
Peak Current, S or D
(Pulsed at 1 ms, 10% Duty Cycle Max) 40 mA
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature +150°C
Plastic DIP Package
$\theta_{JA}$ , Thermal Impedance

<sup>&</sup>lt;sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

Table I. ADG608 Truth Table

Lead Temperature, Soldering (10 sec) . . . . . +260°C

<b>A2</b>	A1	A0	EN	ON SWITCH
X	X	X	0	NONE
0	0	0	1	1
0	0	1	1	2
0	1	0	1	3
0	1	1	1	4
1	0	0	1	5
1	0	1	1	6
1	1	0	1	7
1	1	1	1	8

X = Don't Care


## Table II. ADG609 Truth Table

<b>A1</b>	A0	EN	ON SWITCH PAIR
X	X	0	NONE
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4


X = Don't Care

## PIN CONFIGURATIONS

## DIP/SOIC/TSSOP




### DIP/SOIC/TSSOP



<sup>&</sup>lt;sup>2</sup>Overvoltages at A, S, D or EN will be clamped by internal diodes. Current should be limited to the maximum ratings given.

## ADG608/ADG609-Typical Performance Characteristics







Figure 1.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Dual Supply Voltage

Figure 4.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Single Supply Voltage







Figure 2.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures

Figure 5.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures






Figure 3.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures

Figure 6. Leakage Currents as a Function of  $V_D$  ( $V_S$ )

-6-




Figure 7. Leakage Currents as a Function of  $V_D$  ( $V_S$ )




Figure 10. Leakage Currents as a Function of V<sub>D</sub> (V<sub>S</sub>)




Figure 8. Positive Supply Current vs. Switching Frequency




Figure 11. Negative Supply Current vs. Switching Frequency




Figure 9. Charge Injection vs. Analog Voltage V<sub>S</sub>






Figure 12. Crosstalk and Off Isolation vs. Frequency


## **Test Circuits**




Test Circuit 1. On Resistance




Test Circuit 2. I<sub>S</sub> (OFF)



Test Circuit 3. I<sub>D</sub> (OFF)



Test Circuit 4.  $I_D$  (ON)



ADDRESS DRIVE (VIN)

OV

VOUT

VOUT

VOUT


VTRANSITION

VTRANSITION


Test Circuit 5. Switching Time of Multiplexer, t<sub>TRANSITION</sub>

-8-


REV. A




Test Circuit 6. Break-Before-Make Delay, t<sub>OPEN</sub>




Test Circuit 7. Enable Delay, t<sub>ON</sub> (EN), t<sub>OFF</sub> (EN)



Test Circuit 8. Charge Injection



Test Circuit 9. OFF Isolation



Test Circuit 10. Channel-to-Channel Crosstalk


TERMINOLOG		t <sub>OFF</sub> (EN)	Delay time between the 50% and 90% points
$V_{ m DD}$	Most positive power supply potential.		of the digital input and switch "OFF"
$V_{SS}$	Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground.	t <sub>TRANSITION</sub>	condition.  Delay time between the 50% and 90% points of the digital inputs and the switch "ON"
GND	Ground (0 V) reference.		condition when switching from one address state to another.
$R_{ON}$	Ohmic resistance between D and S.	$t_{OPEN}$	"OFF" time measured between the 80%
$\Delta R_{ON}$	$R_{\rm ON}$ variation due to a change in the analog input voltage with a constant load current.	OPEN	points of both switches when switching from one address state to another.
R <sub>ON</sub> Match	Difference between the $R_{\rm ON}$ of any two channels.	$V_{\mathrm{INL}}$	Maximum input voltage for logic "0."
I (OEE)	Source leakage current when the switch is off.	$V_{ m INH}$ $I_{ m INL}$ $(I_{ m INH})$	Minimum input voltage for logic "1."
I <sub>S</sub> (OFF)	_		Input current of the digital input.
$I_D$ (OFF) $I_D$ , $I_S$ (ON)	Drain leakage current when the switch is off. Channel leakage current when the switch is on.	Crosstalk	A measure of unwanted signal which is coupled through from one channel to anothe as a result of parasitic capacitance.
$V_D$ , $V_S$	Analog voltage on terminals D, S.	Off Isolation	A measure of unwanted signal coupling
$C_{S}$ (OFF)	Channel input capacitance for "OFF"		through an "OFF" channel.
	condition.	Charge Injection	A measure of the glitch impulse transferred
$C_D$ (OFF)	Channel output capacitance for "OFF" condition.		from the digital input to the analog output during switching.
$C_D$ , $C_S$ (ON)	"ON" switch capacitance.	$I_{DD}$	Positive supply current.
$C_{IN}$	Digital input capacitance.	$I_{SS}$	Negative supply current.
t <sub>ON</sub> (EN)	Delay time between the $50\%$ and $90\%$ points of the digital input and switch "ON" condition.		

-10- REV. A


## **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


## 16-Pin Plastic (N-16)



## 16-Pin SOIC (R-16A)



## 16-Pin TSSOP (RU-16)



-12-