

P-Channel 20 V (D-S) MOSFET



Marking code: BQ

PRODUCT SUMMARY					
V _{DS} (V)	-20				
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -4.5 \text{ V}$	0.041				
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -2.5 \text{ V}$	0.054				
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -1.8 \text{ V}$	0.100				
Q _g typ. (nC)	12.5				
I _D (A) ^a	-4				
Configuration	Single				


FEATURES

- TrenchFET® power MOSFET
- Typical ESD performance 1500 V
- 100 % R_q tested
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



APPLICATIONS

- · Load switch for portable devices
 - Cellular phone
 - DSC
 - Portable game console
 - MP3
 - GPS



P-Channel MOSFET

ORDERING INFORMATION		
Package	SC-70	
Lead (Pb)-free and halogen-free	Si1441EDH-T1-GE3	

PARAMETER		SYMBOL	LIMIT	UNIT
Drain-source voltage		V _{DS}	-20	.,
Gate-source voltage		V _{GS}	± 10	
	T _C = 25 °C		-4 a	
Continuous dunin comment (T. 150 °C)	T _C = 70 °C	1 .	-4	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	_4 a, b, c	
	T _A = 70 °C		_4 a, b, c	Α
Pulsed drain current (t = 300 μs)	I _{DM}	-25		
Continuous source-drain diode current	T _C = 25 °C	1	-2.3	
	T _A = 25 °C	l _S –	-1.3 ^{b, c}	
	T _C = 25 °C		2.8	
Maximum power dissipation	T _C = 70 °C		1.8	10/
	T _A = 25 °C	P _D	1.6 ^{b, c}	– w
	T _A = 70 °C		1 b, c	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C
Soldering recommendations (peak temperature		260	-0	

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum junction-to-ambient b, d	t ≤ 5 s	R _{thJA}	60	80	°C/W	
Maximum junction-to-foot (drain)	Steady state	R_{thJF}	34	45	C/VV	

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 5 sd. Maximum under steady state conditions is 125 °C/W



PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static	·						
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-20	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	J 250 A	-	-11	-	mV/°C	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	$I_D = -250 \mu A$	-	2.6	-		
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-0.4	-	-1	V	
Gate-source leakage	1	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 10 \text{ V}$	-	-	± 8		
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$	-	-	± 1	μA	
Zero gate voltage drain current	l- aa	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	-1	μΑ	
Zero gate voltage drain current	I _{DSS}	V_{DS} = -20 V, V_{GS} = 0 V, T_J = 55 °C	-	-	-10		
On-state drain current a	I _{D(on)}	$V_{DS} \le$ -5 V, $V_{GS} =$ -10 V	-15	-	-	Α	
		$V_{GS} = -4.5 \text{ V}, I_D = -5 \text{ A}$	-	0.034	0.041		
Drain-source on-state resistance a	R _{DS(on)}	$V_{GS} = -2.5 \text{ V}, I_D = -4.4 \text{ A}$	-	0.045	0.054	Ω	
		$V_{GS} = -1.8 \text{ V}, I_D = -1 \text{ A}$	-	0.067	0.100		
Forward transconductance a	9 _{fs}	$V_{DS} = -10 \text{ V}, I_{D} = -5 \text{ A}$	-	16	-	S	
Dynamic ^b							
Total gate charge	Qg	$V_{DS} = -10 \text{ V}, V_{GS} = -8 \text{ V}, I_D = -5 \text{ A}$	-	22	33	- nC	
			-	12.5	19		
Gate-source charge	Q_{gs}	V_{DS} = -10 V, V_{GS} = -4.5 V, I_D = -5 A	-	1.8	-		
Gate-drain charge	Q_{gd}		-	3.3	-		
Gate resistance	R_g	f = 1 MHz	80	430	860	Ω	
Turn-on delay time	t _{d(on)}		-	150	225		
Rise time	t _r	V_{DD} = -10 V, R_L = 1.4 Ω	-	300	450		
Turn-off delay time	t _{d(off)}	$I_D \cong -4 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	-	1620	2430		
Fall time	t _f		-	560	840	ne	
Turn-on delay time	t _{d(on)}		-	50	100	ns	
Rise time	t _r	V_{DD} = -10 V, R_L = 1.4 Ω	-	90	180		
Turn-off delay time	t _{d(off)}	$I_D\cong$ -4 A, $V_{GEN}=$ -10 V, $R_g=$ 1 Ω	-	2500	3750		
Fall time	t _f		-	600	900	<u> </u>	
Drain-Source Body Diode Characteris	tics						
Continuous source-drain diode current	I _S	$T_C = 25 ^{\circ}C$	-	-	-2.3	А	
Pulse diode forward current	I _{SM}		-	-	-25		
Body diode voltage	V_{SD}	$I_S = -4 \text{ A}, V_{GS} = 0 \text{ V}$	-	-0.85	-1.2	V	
Body diode reverse recovery time	t _{rr}		-	18	36	ns	
Body diode reverse recovery charge	Q _{rr}	$I_F = -4 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	8	16	nC	
Reverse recovery fall time t _a		T _J = 25 °C	-	18	-	no	
Reverse recovery rise time	rse recovery rise time t _b		-	10	-	ns	


Notes

- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %
- b. Guaranteed by design, not subject to production testing


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Gate Current vs. Gate-Source Voltage




Output Characteristics




On-Resistance vs. Drain Current



Gate Current vs. Gate-Source Voltage




Transfer Characteristics




Gate Charge




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Threshold Voltage



Source-Drain Diode Forward Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating a








Power Derating, Junction-to-Ambient

Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for silicon technology and package reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?66823.





SC-70: 6-LEADS





	MILLIMETERS INCH			NCHE	ES	
Dim	Min	Nom	Max	Min	Nom	Max
Α	0.90	-	1.10	0.035	_	0.043
A ₁	-	-	0.10	-	-	0.004
A_2	0.80	-	1.00	0.031	-	0.039
b	0.15	-	0.30	0.006	_	0.012
С	0.10	-	0.25	0.004	_	0.010
D	1.80	2.00	2.20	0.071	0.079	0.087
Ε	1.80	2.10	2.40	0.071	0.083	0.094
E ₁	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65BSC			0.026BSC	;
e ₁	1.20	1.30	1.40	0.047	0.051	0.055
L	0.10	0.20	0.30	0.004	0.008	0.012
9		7°Nom			7°Nom	





Single-Channel LITTLE FOOT® SC-70 6-Pin MOSFET Copper Leadframe Version Recommended Pad Pattern and Thermal Performance

INTRODUCTION

The new single 6-pin SC-70 package with a copper leadframe enables improved on-resistance values and enhanced thermal performance as compared to the existing 3-pin and 6-pin packages with Alloy 42 leadframes. These devices are intended for small to medium load applications where a miniaturized package is required. Devices in this package come in a range of on-resistance values, in n-channel and p-channel versions. This technical note discusses pin-outs, package outlines, pad patterns, evaluation board layout, and thermal performance for the single-channel version.

BASIC PAD PATTERNS

See Application Note 826, Recommended Minimum Pad Patterns With Outline Drawing Access for Vishay Siliconix MOSFETs, (http://www.vishay.com/doc?72286) for the basic pad layout and dimensions. These pad patterns are sufficient for the low to medium power applications for which this package is intended. Increasing the drain pad pattern yields a reduction in thermal resistance and is a preferred footprint. The availability of four drain leads rather than the traditional single drain lead allows a better thermal path from the package to the PCB and external environment.

PIN-OUT

Figure 1 shows the pin-out description and Pin 1 identification. The pin-out of this device allows the use of four pins as drain leads, which helps to reduce on-resistance and junction-to-ambient thermal resistance.




FIGURE 1.

For package dimensions see outline drawing SC-70 (6-Leads) (http://www.vishay.com/doc?71154)

EVALUATION BOARDS — SINGLE SC70-6

The evaluation board (EVB) measures 0.6 inches by 0.5 inches. The copper pad traces are the same as in Figure 2. The board allows examination from the outer pins to 6-pin DIP connections, permitting test sockets to be used in evaluation testing. See Figure 3.




FIGURE 2. SC-70 (6 leads) Single

The thermal performance of the single 6-pin SC-70 has been measured on the EVB, comparing both the copper and Alloy 42 leadframes. This test was first conducted on the traditional Alloy 42 leadframe and was then repeated using the 1-inch² PCB with dual-side copper coating.



Front of Board SC70-6



Vishau Siliconix

Back of Board SC70-6

vishay.com

FIGURE 3.

THERMAL PERFORMANCE

Junction-to-Foot Thermal Resistance (Package Performance)

The junction to foot thermal resistance is a useful method of comparing different packages thermal performance.

A helpful way of presenting the thermal performance of the 6-Pin SC-70 copper leadframe device is to compare it to the traditional Alloy 42 version.

Thermal performance for the 6-pin SC-70 measured as junction-to-foot thermal resistance, where the "foot" is the drain lead of the device at the bottom where it meets the PCB. The junction-to-foot thermal resistance is typically 40°C/W in the copper leadframe and 163°C/W in the Alloy 42 leadframe - a four-fold improvement. This improved performance is obtained by the enhanced thermal conductivity of copper over Alloy 42.

Power Dissipation

The typical $R\theta_{JA}$ for the single 6-pin SC-70 with copper leadframe is 103°C/W steady-state, compared with 212°C/W for the Alloy 42 version. The figures are based on the 1-inch² FR4 test board. The following example shows how the thermal resistance impacts power dissipation for the two different leadframes at varying ambient temperatures.

ALLOY 42 LEADFRAME				
Room Ambient 25 °C	Elevated Ambient 60 °C			
$P_D = \frac{T_{J(max)} - T_A}{R\theta_{JA}}$	$P_D = \frac{T_{J(max)} - T_A}{R\theta_{JA}}$			
$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{212^{\circ}C/W}$	$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{212^{\circ}C/W}$			
$P_D = 590 \text{ mW}$	$P_D = 425 \text{ mW}$			

COOPER LEADFRAME				
Room Ambient 25 °C	Elevated Ambient 60 °C			
$P_{D} = \frac{T_{J(max)} - T_{A}}{R\theta_{JA}}$ $P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{124^{\circ}C/W}$	$P_{D} = \frac{T_{J(max)} - T_{A}}{R\theta_{JA}}$ $P_{D} = \frac{150^{\circ}C - 60^{\circ}C}{124^{\circ}C/W}$			
$P_{D} = 1.01 \text{ W}$	P _D = 726 mW			

As can be seen from the calculations above, the compact 6-pin SC-70 copper leadframe LITTLE FOOT power MOSFET can handle up to 1 W under the stated conditions.

Testing

To further aid comparison of copper and Alloy 42 leadframes, Figure 5 illustrates single-channel 6-pin SC-70 thermal performance on two different board sizes and two different pad patterns. The measured steady-state values of $R\theta_{\text{JA}}$ for the two leadframes are as follows:

LITTLE FOOT 6-PIN SC-70					
	Alloy 42	Copper			
1) Minimum recommended pad pattern on the EVB board V (see Figure 3.	329.7°C/W	208.5°C/W			
 Industry standard 1-inch² PCB with maximum copper both sides. 	211.8°C/W	103.5°C/W			

The results indicate that designers can reduce thermal resistance ($R\theta_{1\Delta}$) by 36% simply by using the copper leadframe device rather than the Alloy 42 version. In this example, a 121°C/W reduction was achieved without an increase in board area. If increasing in board size is feasible, a further 105°C/W reduction could be obtained by utilizing a 1-inch² square PCB area.

The copper leadframe versions have the following suffix:

Single: Si14xxEDH Dual: Si19xxEDH Complementary: Si15xxEDH

Document Number: 71334 www.vishay.com








FIGURE 4. Leadframe Comparison on EVB



FIGURE 5. Leadframe Comparison on Alloy 42 1-inch² PCB



RECOMMENDED MINIMUM PADS FOR SC-70: 6-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:
SI1441EDH-T1-BE3