# User's Guide

# TPS54527 Step-Down Converter Evaluation Module User's Guide



### **ABSTRACT**

This user's guide contains information for the TPS54527 as well as support documentation for the TPS54527EVM-052 evaluation module. Included are the performance specifications, schematic, and the bill of materials of the TPS54527EVM-052.

### **Table of Contents**

2 Performance Specification Summary.  3 Modifications.  5 3.1 Output Voltage Setpoint. 5 3.2 Output Filter and Closed-Loop Response. 4 Test Setup and Results. 5 4.1 Input/Output Connections. 5 4.2 Start-Up Procedure. 6 4.3 Efficiency. 7 4.4 Load Regulation. 8 5 4.5 Line Regulation. 9 6 Load Transient Response. 9 7 7 4.4 Load Regulation. 9 8 1 8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 Introduction	3
3 Modifications       5         3.1 Output Voltage Setpoint       5         3.2 Output Filter and Closed-Loop Response       5         4 Test Setup and Results       6         4.1 Input/Output Connections       6         4.2 Start-Up Procedure       6         4.3 Efficiency       7         4.4 Load Regulation       8         4.5 Line Regulation       8         4.6 Load Transient Response       9         4.7 Output Voltage Ripple       9         4.8 Input Voltage Ripple       9         4.9 Start-Up       10         5 Board Layout       13         5.1 Layout       13         6.1 Schematic, Bill of Materials, and Reference       16         6.1 Schematic, Bill of Materials, and Reference       16         6.1 Schematic       16         6.2 Bill of Materials       17         6.3 Reference       17         7 Revision History       17         List of Figures         Figure 4-1. TPS54527EVM-052 Light-Load Efficiency       7         Figure 4-2. TPS54527EVM-052 Light Regulation       8         Figure 4-3. TPS54527EVM-052 Light Regulation       8         Figure 4-4. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS <td< th=""><th>2 Performance Specification Summary</th><th>4</th></td<>	2 Performance Specification Summary	4
3.1 Output Voltage Setpoint. 3.2 Output Filter and Closed-Loop Response. 4. Test Setup and Results. 4.1 Input/Output Connections. 4.2 Start-Up Procedure. 4.3 Efficiency. 7.4 Load Regulation. 4.5 Line Regulation. 4.6 Load Transient Response. 4.7 Output Voltage Ripple. 4.8 Input Voltage Ripple. 4.9 Start-Up. 4.9 Start-Up. 5 Board Layout. 5.1 Layout. 5.1 Layout. 6.1 Schematic. 6.1 Schematic. 6.2 Bill of Materials, and Reference. 6.1 Schematic. 6.2 Bill of Materials. 6.3 Reference. 7 Revision History.  List of Figures  Figure 4-1. TPS54527EVM-052 Efficiency. Figure 4-2. TPS54527EVM-052 Load Regulation. Figure 4-3. TPS54527EVM-052 Load Regulation. Figure 4-4. TPS54527EVM-052 Load Regulation. Figure 4-5. TPS54527EVM-052 Load Regulation. Figure 4-6. TPS54527EVM-052 Load Transient Response. Figure 4-6. TPS54527EVM-052 Load Transient Response. Figure 4-7. TPS54527EVM-052 Load Transient Response. Figure 4-8. TPS54527EVM-052 Load Transient Response. Figure 4-7. TPS54527EVM-052 Load Transient Response. Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. Figure 4-9. TPS54527EVM-052 Start-Up Relative to En With VREG5. Figure 4-1. TPS54527EVM-052 Start-Up Relative to En With VREG5. Figure 4-1. TPS54527EVM-052 Start-Up Relative to En With VREG5. Figure 5-1. Top Assembly Figure 5-1. Top Assembly Figure 5-3. Internal Layer 1. Figure 5-4. Internal Layer 2. Figure 5-4. Internal Layer 2. Figure 5-5. Bottom Layer.		
3.2 Output Filter and Closed-Loop Response.  4 Test Setup and Results		
4 Test Setup and Results  4.1 Input/Output Connections  4.2 Start-Up Procedure  4.3 Efficiency.  7.4.4 Load Regulation  4.5 Line Regulation  4.6 Load Transient Response  4.7 Output Voltage Ripple  4.8 Input Voltage Ripple  4.8 Input Voltage Ripple  4.9 Start-Up  5 Board Layout  5 List of Figures  6 Chematic, Bill of Materials, and Reference  6.1 Schematic, Bill of Materials  6.2 Bill of Materials  6.3 Reference  77 Revision History.  List of Figures  Figure 4-1. TPS54527EVM-052 Efficiency.  Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V  Figure 4-5. TPS54527EVM-052 Line Regulation  Figure 4-6. TPS54527EVM-052 Line Regulation  Figure 4-6. TPS54527EVM-052 Line Regulation  Figure 4-7. TPS54527EVM-052 Line Regulation  Figure 4-8. TPS54527EVM-052 Line Regulation  Figure 4-7. TPS54527EVM-052 Line Regulation  Figure 4-8. TPS54527EVM-052 Line Regulation  Figure 4-7. TPS54527EVM-052 Load Transient Response  Figure 4-8. TPS54527EVM-052 Load Transient Response  9 Figure 4-7. TPS54527EVM-052 Load Transient Response  9 Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREGS.  10 Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREGS.  11 Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREGS.  12 Figure 4-1. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREGS.  13 Figure 4-1. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREGS.  14 Figure 5-1. Top Assembly.  15 Figure 5-3. Internal Layer 1.  16 Figure 5-4. Internal Layer 2.  17 Figure 5-4. Internal Layer 2.  18 Figure 5-4. Internal Layer 2.  19 Figure 5-5. Bottom Layer .	3.2 Output Filter and Closed-Loop Response	5
4.2 Start-Up Procedure. 6 4.3 Efficiency. 7 4.4 Load Regulation. 8 4.5 Line Regulation. 8 4.5 Line Regulation. 8 4.6 Load Transient Response. 9 4.7 Output Voltage Ripple. 9 4.8 Input Voltage Ripple. 9 4.8 Input Voltage Ripple. 10 4.9 Start-Up. 10 5 Board Layout. 13 5.1 Layout. 13 5.1 Layout. 13 6 Schematic, Bill of Materials, and Reference. 16 6.1 Schematic, Bill of Materials. 16 6.2 Bill of Materials. 16 6.3 Reference. 17 7 Revision History. 17 Figure 4-1. TPS54527EVM-052 Efficiency. 17 Figure 4-2. TPS54527EVM-052 Light-Load Efficiency. 17 Figure 4-3. TPS54527EVM-052 Line Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V 8 Figure 4-4. TPS54527EVM-052 Line Regulation. 18 Figure 4-5. TPS54527EVM-052 Load Regulation. 18 Figure 4-5. TPS54527EVM-052 Load Transient Response. 19 Figure 4-6. TPS54527EVM-052 Input Voltage Ripple 19 Figure 4-7. TPS54527EVM-052 Input Voltage Ripple 19 Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. 10 Figure 4-10. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. 11 Figure 4-10. TPS54527EVM-052 Start-Up Relative to En With VREG5. 11 Figure 5-3. Internal Layer 2. 14 Figure 5-3. Internal Layer 2. 14 Figure 5-4. Internal Layer 2. 14 Figure 5-5. Bottom Layer. 14 Figure 5-5. Bottom Layer. 15		
4.3 Efficiency. 7 4.4 Load Regulation. 8 4.5 Line Regulation. 8 4.6 Load Transient Response. 9 4.7 Output Voltage Ripple. 9 4.8 Input Voltage Ripple. 10 4.9 Start-Up. 10 5 Board Layout. 13 5.1 Layout. 13 6 Schematic, Bill of Materials, and Reference. 16 6.2 Bill of Materials. 16 6.2 Bill of Materials. 16 6.3 Reference. 17 7 Revision History. 17  List of Figures  Figure 4-1. TPS54527EVM-052 Efficiency. 7 Figure 4-2. TPS54527EVM-052 Light-Load Efficiency. 7 Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V. 8 Figure 4-4. TPS54527EVM-052 Load Transient Response 19 Figure 4-5. TPS54527EVM-052 Load Transient Response 19 Figure 4-7. TPS54527EVM-052 Load Transient Response 19 Figure 4-7. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS 10 Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5 11 Figure 4-10. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5 11 Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5 11 Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5 11 Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5 11 Figure 5-3. Internal Layer 1. 14 Figure 5-3. Internal Layer 2. 14 Figure 5-4. Internal Layer 2. 14 Figure 5-5. Bottom Layer . 15	4.1 Input/Output Connections	6
4.4 Load Regulation. 4.5 Line Regulation. 8.4.5 Line Regulation. 8.4.6 Load Transient Response. 9.4.7 Output Voltage Ripple. 9.4.8 Input Voltage Ripple. 10.4.9 Start-Up. 11.5 Board Layout. 13.5.1 Layout. 13.5.1 Layout. 13.6 Schematic, Bill of Materials, and Reference. 15.1 Schematic. 16.2 Bill of Materials. 17.6.3 Reference. 17.7 Revision History. 17.7 Revision History. 17.7 Revision History. 17.7 Figure 4-1. TPS54527EVM-052 Efficiency. Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V. Figure 4-4. TPS54527EVM-052 Line Regulation. Figure 4-5. TPS54527EVM-052 Load Transient Response. Figure 4-6. TPS54527EVM-052 Load Transient Response. Figure 4-7. TPS54527EVM-052 Load Transient Response. Figure 4-7. TPS54527EVM-052 Load Transient Response. Figure 4-7. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. 10.1 Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. 11.5 Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With VREG5. 11.5 Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5. 11.5 Figure 5-2. Top Layer. 12.5 Figure 5-3. Internal Layer 1 Figure 5-3. Internal Layer 2 Figure 5-4. Internal Layer 2 Figure 5-5. Bottom Layer.	4.2 Start-Up Procedure	6
4.5 Line Regulation. 8 4.6 Load Transient Response. 9 4.7 Output Voltage Ripple. 9 4.8 Input Voltage Ripple. 10 4.9 Start-Up. 10 5 Board Layout. 13 5.1 Layout. 13 5.1 Layout. 13 6 Schematic, Bill of Materials, and Reference. 16 6.1 Schematic. 16 6.2 Bill of Materials. 17 6.3 Reference. 17 7 Revision History. 17  List of Figures  Figure 4-1. TPS54527EVM-052 Efficiency. 7 Figure 4-2. TPS54527EVM-052 Light-Load Efficiency. 7 Figure 4-3. TPS54527EVM-052 Light-Load Efficiency. 7 Figure 4-4. TPS54527EVM-052 Light Regulation. 8 Figure 4-5. TPS54527EVM-052 Load Regulation. 8 Figure 4-6. TPS54527EVM-052 Load Regulation. 8 Figure 4-7. TPS54527EVM-052 Load Regulation. 8 Figure 4-8. TPS54527EVM-052 Load Regulation. 8 Figure 4-7. TPS54527EVM-052 Load Regulation. 9 Figure 4-8. TPS54527EVM-052 Load Regulation. 9 Figure 4-9. TPS54527EVM-052 Load Regulation. 9 Figure 4-1. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5. 10 Figure 4-1. TPS54527EVM-052 Start-Up Relative to EN With VREG5. 11 Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With VREG5. 11 Figure 5-2. Top Layer. 13 Figure 5-3. Internal Layer 1 Figure 5-4. Internal Layer 2 Figure 5-5. Bottom Layer. 15	4.3 Efficiency	7
4.6 Load Transient Response	4.4 Load Regulation	8
4.7 Output Voltage Ripple	4.5 Line Regulation	8
4.8 Input Voltage Ripple	4.6 Load Transient Response	9
4.9 Start-Up.       10         5 Board Layout.       13         5.1 Layout.       13         6 Schematic, Bill of Materials, and Reference.       16         6.1 Schematic.       16         6.2 Bill of Materials.       17         6.3 Reference.       17         7 Revision History.       17         List of Figures         Figure 4-1. TPS54527EVM-052 Light-Load Efficiency.         7 Figure 4-2. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V.       8         Figure 4-3. TPS54527EVM-052 Load Regulation Response.       9         Figure 4-4. TPS54527EVM-052 Load Transient Response.       9         Figure 4-5. TPS54527EVM-052 Output Voltage Ripple.       9         Figure 4-6. TPS54527EVM-052 Input Voltage Ripple.       9         Figure 4-7. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS.       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With VREG5.       11         Figure 5-1. Top Assembly.       13         Figure 5-2. Top Layer.       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 1       14         Figure 5-5. Bottom Layer.       15		
5 Board Layout.       13         5.1 Layout.       13         6 Schematic, Bill of Materials, and Reference       16         6.1 Schematic.       16         6.2 Bill of Materials       17         6.3 Reference.       17         7 Revision History       17         List of Figures         Figure 4-1. TPS54527EVM-052 Efficiency.         Figure 4-2. TPS54527EVM-052 Light-Load Efficiency.         Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V.         Figure 4-4. TPS54527EVM-052 Load Transient Response.         Figure 4-5. TPS54527EVM-052 Output Voltage Ripple.         Figure 4-7. TPS54527EVM-052 Output Voltage Ripple.         Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS.         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS.         Figure 5-1. Top Assembly.         Figure 5-2. Top Layer         Figure 5-3. Internal Layer 1         Figure 5-4. Internal Layer 2         Figure 5-5. Bottom Layer	4.8 Input Voltage Ripple	10
5.1 Layout       13         6 Schematic, Bill of Materials, and Reference       16         6.1 Schematic       16         6.2 Bill of Materials       17         6.3 Reference       17         7 Revision History       17         List of Figures         Figure 4-1. TPS54527EVM-052 Efficiency       7         Figure 4-2. TPS54527EVM-052 Light-Load Efficiency       7         Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V       8         Figure 4-4. TPS54527EVM-052 Line Regulation       8         Figure 4-4. TPS54527EVM-052 Load Transient Response       9         Figure 4-5. TPS54527EVM-052 Load Transient Response       9         Figure 4-5. TPS54527EVM-052 Load Transient Response       9         Figure 4-7. TPS54527EVM-052 Input Voltage Ripple       9         Figure 4-7. TPS54527EVM-052 Input Voltage Ripple       9         Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to EN With SS       11         Figure 5-1. Top Assembly       13         Figure 5-2. Top Layer       13         Figure 5-3. Internal Layer 1       14 <td>·</td> <td></td>	·	
6 Schematic, Bill of Materials, and Reference       16         6.1 Schematic       16         6.2 Bill of Materials       17         6.3 Reference       17         7 Revision History       17         List of Figures         Figure 4-1. TPS54527EVM-052 Efficiency       7         Figure 4-2. TPS54527EVM-052 Light-Load Efficiency       7         Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V       8         Figure 4-4. TPS54527EVM-052 Load Transient Response       8         Figure 4-5. TPS54527EVM-052 Load Transient Response       9         Figure 4-6. TPS54527EVM-052 Output Voltage Ripple       9         Figure 4-7. TPS54527EVM-052 Input Voltage Ripple       9         Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5       11         Figure 5-1. Top Assembly       13         Figure 5-2. Top Layer       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer       15	• • • • • • • • • • • • • • • • • • •	
6.1 Schematic		
6.2 Bill of Materials		
6.3 Reference		
List of Figures   Figure 4-1. TPS54527EVM-052 Efficiency		
List of Figures         Figure 4-1. TPS54527EVM-052 Efficiency.       7         Figure 4-2. TPS54527EVM-052 Light-Load Efficiency.       7         Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V.       8         Figure 4-4. TPS54527EVM-052 Line Regulation.       8         Figure 4-5. TPS54527EVM-052 Load Transient Response.       9         Figure 4-6. TPS54527EVM-052 Output Voltage Ripple.       9         Figure 4-7. TPS54527EVM-052 Input Voltage Ripple.       9         Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS.       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS.       11         Figure 5-1. Top Assembly.       13         Figure 5-2. Top Layer.       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer.       15		
Figure 4-1. TPS54527EVM-052 Efficiency	7 Revision History	17
Figure 4-1. TPS54527EVM-052 Efficiency	List of Figures	
Figure 4-2. TPS54527EVM-052 Light-Load Efficiency	Figure 4-1. TPS54527EVM-052 Efficiency	7
Figure 4-3. TPS54527EVM-052 Load Regulation, $V_{\rm IN}$ = 5 V and $V_{\rm IN}$ = 12 V		
Figure 4-4. TPS54527EVM-052 Line Regulation	Figure 4-3. TPS54527EVM-052 Load Regulation, V <sub>IN</sub> = 5 V and V <sub>IN</sub> = 12 V	8
Figure 4-5. TPS54527EVM-052 Load Transient Response.       9         Figure 4-6. TPS54527EVM-052 Output Voltage Ripple.       9         Figure 4-7. TPS54527EVM-052 Input Voltage Ripple.       10         Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS.       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS.       11         Figure 5-1. Top Assembly.       13         Figure 5-2. Top Layer.       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer.       15		
Figure 4-6. TPS54527EVM-052 Output Voltage Ripple       9         Figure 4-7. TPS54527EVM-052 Input Voltage Ripple       10         Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS       11         Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5       12         Figure 5-1. Top Assembly       13         Figure 5-2. Top Layer       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer       15		
Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS.       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS.       11         Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5.       12         Figure 5-1. Top Assembly.       13         Figure 5-2. Top Layer.       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer.       15		
Figure 4-8. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With SS.       10         Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS.       11         Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5.       12         Figure 5-1. Top Assembly.       13         Figure 5-2. Top Layer.       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer.       15	Figure 4-7. TPS54527EVM-052 Input Voltage Ripple	10
Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5.       11         Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS.       11         Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5.       12         Figure 5-1. Top Assembly.       13         Figure 5-2. Top Layer.       13         Figure 5-3. Internal Layer 1       14         Figure 5-4. Internal Layer 2       14         Figure 5-5. Bottom Layer.       15		
Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5	Figure 4-9. TPS54527EVM-052 Start-Up Relative to V <sub>IN</sub> With VREG5	11
Figure 5-1. Top Assembly		
Figure 5-2. Top Layer		
Figure 5-3. Internal Layer 1	Figure 5-1. Top Assembly	13
Figure 5-4. Internal Layer 2		
Figure 5-5. Bottom Layer		
Figure 6-1. TPS54527EVM-052 Schematic Diagram		
	Figure 6-1. TPS54527EVM-052 Schematic Diagram	16



# Trademarks Instruments www.ti.com

# **List of Tables**

Table 1-1. Input Voltage and Output Current Summary	.3
Table 2-1. TPS54527EVM-052 Performance Specifications Summary	
Table 3-1. Output Voltages	
Table 4-1. Connection and Test Points	
Table 6-1. Bill of Materials	17

# **Trademarks**

SWIFT<sup>™</sup> and D-CAP2<sup>™</sup> are trademarks of Texas Instruments. All trademarks are the property of their respective owners. www.ti.com Introduction

### 1 Introduction

The TPS54527 is a single, adaptive on-time, D-CAP2<sup>™</sup> mode, synchronous buck converter requiring a low external component count. The D-CAP2<sup>™</sup> control circuit is optimized for low-ESR output capacitors such as POSCAP, SP-CAP, or ceramic types and features fast transient response with no external compensation. The switching frequency is internally set at a nominal 650 kHz. The high-side and low-side switching MOSFETs are incorporated inside the TPS54527 package along with the gate drive circuitry. The low drain-to-source on resistance of the MOSFETs allows the TPS54527 to achieve high efficiencies and helps keep the junction temperature low at high-output currents. The TPS54527 DC/DC synchronous converter is designed to provide up to a 5-A output from an input voltage source of 4.5 V to 18 V. The output voltage range is from 0.76 V to 6 V. Rated input voltage and output current range for the evaluation module are given in Table 1-1.

The TPS54527EVM-052 evaluation module is a single, synchronous buck converter providing 1.05 V at 5 A from 4.5-V to 18-V input. This user's guide describes the TPS54527EVM-052 performance.

**Table 1-1. Input Voltage and Output Current Summary** 

EVM	INPUT VOLTAGE RANGE	OUTPUT CURRENT RANGE
TPS54527EVM-052	V <sub>IN</sub> = 4.5 V to 18 V	0 A to 5 A



# **2 Performance Specification Summary**

A summary of the TPS54527EVM-052 performance specifications is provided in Table 2-1. Specifications are given for an input voltage of  $V_{IN}$  = 12 V and an output voltage of 1.05 V, unless otherwise noted. The ambient temperature is 25°C for all measurement, unless otherwise noted.

Table 2-1. TPS54527EVM-052 Performance Specifications Summary

SPECIFICATIONS	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage range (V <sub>IN</sub> )		4.5	12	18	V
Output voltage			1.05		V
Operating frequency	V <sub>IN</sub> = 12 V, I <sub>O</sub> = 5 A		650		kHz
Output current range		0		5	Α
Line regulation	I <sub>O</sub> = 2.5 A		±0.33		%
Load regulation	V <sub>IN</sub> = 12 V		±0.15		%
Overcurrent limit	V <sub>IN</sub> = 12 V, L <sub>O</sub> = 1.5 μH	5.6	6.4	7.9	Α
Output ripple voltage	V <sub>IN</sub> = 12 V, I <sub>O</sub> = 5 A		15		$mV_{PP}$
Maximum efficiency	V <sub>IN</sub> = 5 V, I <sub>O</sub> = 0.7 A		88		%

www.ti.com Modifications

### 3 Modifications

These evaluation modules are designed to provide access to the features of the TPS54527. Some modifications can be made to this module.

### 3.1 Output Voltage Setpoint

To change the output voltage of the EVMs, it is necessary to change the value of resistor R1. Changing the value of R1 can change the output voltage above 0.765 V. The value of R1 for a specific output voltage can be calculated using Equation 1.

For output voltage from 0.76 V to 7 V:

$$VO = 0.765 \times \left(1 + \frac{R1}{R2}\right) \tag{1}$$

Table 3-1 lists the R1 values for some common output voltages. For higher output voltages of 1.8 V or above, a feedforward capacitor (C4) may be required to improve phase margin. Pads for this component (C4) are provided on the printed-circuit board. Note that the resistor values given in Table 3-1 are standard values and not the exact value calculated using Equation 1.

Table 3-1. Output Voltages

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF)	L1 (μΗ)	C9, C10, C11 TOTAL CAPACITANCE (μF)
1	6.81	22.1		1 - 1.5	22 - 68
1.05	8.25	22.1		1 - 1.5	22 - 68
1.2	12.7	22.1		1 - 1.5	22 - 68
1.5	21.5	22.1		1.5	22 - 68
1.8	30.1	22.1	5 - 22	1.5	22 - 68
2.5	49.9	22.1	5 - 22	2.2	22 - 68
3.3	73.2	22.1	5 - 22	2.2	22 - 68
5	124	22.1	5 - 22	3.3	22 - 68

### 3.2 Output Filter and Closed-Loop Response

The TPS54527 relies on the output filter characteristics to ensure stability of the control loop. The recommended output filter components for common output voltages are given in Table 3-1. It is possible for other output filter component values to provide acceptable closed-loop characteristics. R3 and TP4 are provided for convenience in breaking the control loop and measuring the closed-loop response.



## 4 Test Setup and Results

This section describes how to properly connect, set up, and use the TPS54527EVM-052. It also includes test results typical for the following:

- · Evaluation module and efficiency
- · Output load regulation
- · Output line regulation
- Load transient response
- · Output voltage ripple
- Input voltage ripple
- Start-up
- · Switching frequency

### 4.1 Input/Output Connections

Table 4-1 shows the input/output connectors and test points of TPS54527EVM-052. Connect a power supply capable of supplying 2 A to J1 through a pair of 20 AWG wires. Connect the load to J2 through a pair of 20 AWG wires. The maximum load current capability is 5 A. Minimize wire lengths to reduce losses in the wires. Test point TP1 provides a place to monitor the  $V_{IN}$  input voltages with TP2 providing a convenient ground reference. Use TP8 to monitor the output voltage with TP9 as the ground reference.

**Table 4-1. Connection and Test Points** 

REFERENCE DESIGNATOR	FUNCTION
J1	V <sub>IN</sub> (See Table 1-1 for V <sub>IN</sub> range.)
J2	V <sub>OUT</sub> , 1.05 V at 5-A maximum
JP1	EN control. Connect EN to OFF to disable, connect EN to ON to enable.
TP1	V <sub>IN</sub> test point at V <sub>IN</sub> connector
TP2	GND test point at V <sub>IN</sub>
TP3	EN test point
TP4	Loop response measurement test point
TP5	VREG5 test point
TP6	Switch node test point
TP7	Analog ground test point
TP8	Output voltage test point
TP9	Ground test point at output connector

### 4.2 Start-Up Procedure

- 1. Make sure that the jumper at JP1 (Enable control) is set from EN to OFF.
- 2. Apply appropriate VIN voltage to VIN and PGND terminals at J1.
- 3. Move the jumper at JP1 (Enable control) to cover EN and ON. The EVM enables the output voltage.

www.ti.com Test Setup and Results

## 4.3 Efficiency

Figure 4-1 shows the efficiency for the TPS54527EVM-052 at an ambient temperature of 25°C.




Figure 4-1. TPS54527EVM-052 Efficiency

Figure 4-2 shows the efficiency at light loads for the TPS54527EVM-052 at an ambient temperature of 25°C.




Figure 4-2. TPS54527EVM-052 Light-Load Efficiency

# 4.4 Load Regulation

The load regulation for the TPS54527EVM-052 is shown in Figure 4-3.




Figure 4-3. TPS54527EVM-052 Load Regulation,  $V_{IN}$  = 5 V and  $V_{IN}$  = 12 V

# 4.5 Line Regulation

The line regulation for the TPS54527EVM-052 is shown in Figure 4-4.




Figure 4-4. TPS54527EVM-052 Line Regulation

www.ti.com Test Setup and Results

### 4.6 Load Transient Response

The TPS54527EVM-052 response to load transient is shown in Figure 4-5. The current step is from 1.25 A to 3.75 A. Total peak-to-peak voltage variation is as shown.




Figure 4-5. TPS54527EVM-052 Load Transient Response

# 4.7 Output Voltage Ripple

The TPS54527EVM-052 output voltage ripple is shown in Figure 4-6. The output current is the rated full load of 5 A.




Figure 4-6. TPS54527EVM-052 Output Voltage Ripple



# 4.8 Input Voltage Ripple

The TPS54527EVM-052 input voltage ripple is shown in Figure 4-7. The output current is the rated full load of 5 A.




Figure 4-7. TPS54527EVM-052 Input Voltage Ripple

# 4.9 Start-Up

The TPS54527EVM-052 start-up waveforms relative to V<sub>IN</sub> are shown in Figure 4-8 and Figure 4-9.





Figure 4-8. TPS54527EVM-052 Start-Up Relative to V<sub>IN</sub> With SS

ww.ti.com Test Setup and Results



Time = 1 msec / div

Figure 4-9. TPS54527EVM-052 Start-Up Relative to  $V_{\text{IN}}$  With VREG5

The TPS54527EVM-052 start-up waveforms relative to enable (EN) are shown in Figure 4-10 and Figure 4-11.




Figure 4-10. TPS54527EVM-052 Start-Up Relative to EN With SS



Test Setup and Results

Very Setup and Results

Very Setup and Results




Figure 4-11. TPS54527EVM-052 Start-Up Relative to EN With VREG5

www.ti.com Board Layout

### 5 Board Layout

This section provides description of the TPS54527EVM-052, board layout, and layer illustrations.

### 5.1 Layout

The board layout for the TPS54527EVM-052 is shown in Figure 5-1 through Figure 5-5. The top layer contains the main power traces for VIN, VO, and ground. Also on the top layer are connections for the pins of the TPS54527 and a large area filled with ground. Many of the signal traces also are located on the top side. The input decoupling capacitors are located as close to the IC as possible. The input and output connectors, test points, and all of the components are located on the top side. An analog ground (GND) area is provided on the top side. Analog ground (GND) and power ground (PGND) are connected at a single point on the top layer near C6. The bottom layer is primarily power ground but also has a trace to connect VIN to the enable jumper, a trace to connect VREG5 to TP5, and the feedback trace from VOUT to the voltage setpoint divider network.




Figure 5-1. Top Assembly




Figure 5-2. Top Layer

Board Layout www.




Figure 5-3. Internal Layer 1




Figure 5-4. Internal Layer 2




Figure 5-5. Bottom Layer



# 6 Schematic, Bill of Materials, and Reference 6.1 Schematic

Figure 6-1 is the schematic for the TPS54527EVM-052.




Figure 6-1. TPS54527EVM-052 Schematic Diagram

### 6.2 Bill of Materials

### Table 6-1. Bill of Materials

REFDES	QTY	VALUE	DESCRIPTION	SIZE	PART NUMBER	MFR
C1, C2	2	10 μF	Capacitor, Ceramic, 25 V, X5R, 20%	1210	Std	Std
C11	0	Open	Capacitor, Ceramic	1206	Std	Std
C3, C7	2	0.1 μF	Capacitor, Ceramic, 50 V, X7R, 10%	0603	Std	Std
C4, C8	1	Open	Capacitor, Ceramic	0603	Std	Std
C5	1	1.0 µF	Capacitor, Ceramic, 16 V, X7R, 10%	0603	Std	Std
C6	1	8200 pF	Capacitor, Ceramic, 25 V, X7R , 10%	0603	Std	Std
C9, C10	2	22 µF	Capacitor, Ceramic, 6.3 V, X5R, 20%	1206	C3216X5R0J226M	TDK
J1, J2	2	ED555/2DS	Terminal Block, 2-pin, 6-A, 3.5 mm	0.27 × 0.25 inch	ED555/2DS	Sullins
JP1	1	PEC03SAAN	Header, Male 3-pin, 100-mil spacing	0.100 inch × 3	PEC03SAAN	Sullins
L1	1	1.5 µH	Inductor, SMT, 11 A, 9.7 mΩ	0.256 × 0.280 inch	SPM6530T-1R5M100	TDK
R1	1	8.25 k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R2	1	22.1 k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R3	1	0	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R4	1	10.0 k	Resistor, Chip, 1/16W, 1%	0603	Std	Std
R5	0	Open	Resistor, Chip, 1/16W, 1%	0603	Std	Std
TP1, TP3, TP4, TP5, TP6, TP8	3	5000	Test Point, Red, Thru Hole Color Keyed	0.100 × 0.100 inch	5000	Keystone
TP2, TP7, TP9	3	5001	Test Point, Black, Thru Hole Color Keyed	0.100 × 0.100 inch	5001	Keystone
U1	1	TPS54527DDA	IC, 5-A Output Single Sync. Step-Down	SO8[DDA]	TPS54527DDA	TI
-	1		Shunt, 100 mil, Black	0.100	929950-00	3M
-	1		PCB, 2.76 in × 1.97 in × 0.062 in		PWR052	Any

### 6.3 Reference

Texas Instruments, TPS54527, Single Synchronous Converter With Integrated High Side and Low Side MOS FET Data Sheet

# **7 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision * (July 2011) to Revision A (August 2021)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	3
•	Updated the user's guide title	3
•	Edited user's guide for clarity	

### STANDARD TERMS FOR EVALUATION MODULES

- Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, and/or
  documentation which may be provided together or separately (collectively, an "EVM" or "EVMs") to the User ("User") in accordance
  with the terms set forth herein. User's acceptance of the EVM is expressly subject to the following terms.
  - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms that accompany such Software
  - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
  - 2.1 These terms do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
  - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for a nonconforming EVM if (a) the nonconformity was caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI, (b) the nonconformity resulted from User's design, specifications or instructions for such EVMs or improper system design, or (c) User has not paid on time. Testing and other quality control techniques are used to the extent TI deems necessary. TI does not test all parameters of each EVM. User's claims against TI under this Section 2 are void if User fails to notify TI of any apparent defects in the EVMs within ten (10) business days after the defect has been detected.
  - 2.3 Tl's sole liability shall be at its option to repair or replace EVMs that fail to conform to the warranty set forth above, or credit User's account for such EVM. Tl's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by Tl and that are determined by Tl not to conform to such warranty. If Tl elects to repair or replace such EVM, Tl shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.

# WARNING

Evaluation Kits are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems.

User shall operate the Evaluation Kit within TI's recommended guidelines and any applicable legal or environmental requirements as well as reasonable and customary safeguards. Failure to set up and/or operate the Evaluation Kit within TI's recommended guidelines may result in personal injury or death or property damage. Proper set up entails following TI's instructions for electrical ratings of interface circuits such as input, output and electrical loads.

NOTE:

EXPOSURE TO ELECTROSTATIC DISCHARGE (ESD) MAY CAUSE DEGREDATION OR FAILURE OF THE EVALUATION KIT; TI RECOMMENDS STORAGE OF THE EVALUATION KIT IN A PROTECTIVE ESD BAG.

### 3 Regulatory Notices:

### 3.1 United States

3.1.1 Notice applicable to EVMs not FCC-Approved:

**FCC NOTICE:** This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

#### CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

### FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

#### FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- · Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

### 3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210 or RSS-247

### **Concerning EVMs Including Radio Transmitters:**

This device complies with Industry Canada license-exempt RSSs. Operation is subject to the following two conditions:

(1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

## Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

### **Concerning EVMs Including Detachable Antennas:**

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types lated in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

### Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

### 3.3 Japan

- 3.3.1 Notice for EVMs delivered in Japan: Please see http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page 日本国内に輸入される評価用キット、ボードについては、次のところをご覧ください。
  http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page
- 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required to follow the instructions set forth by Radio Law of Japan, which includes, but is not limited to, the instructions below with respect to EVMs (which for the avoidance of doubt are stated strictly for convenience and should be verified by User):

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】 開発キットの中には技術基準適合証明を受けていないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

3.3.3 Notice for EVMs for Power Line Communication: Please see http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page

### 3.4 European Union

3.4.1 For EVMs subject to EU Directive 2014/30/EU (Electromagnetic Compatibility Directive):

This is a class A product intended for use in environments other than domestic environments that are connected to a low-voltage power-supply network that supplies buildings used for domestic purposes. In a domestic environment this product may cause radio interference in which case the user may be required to take adequate measures.

- 4 EVM Use Restrictions and Warnings:
  - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
  - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
  - 4.3 Safety-Related Warnings and Restrictions:
    - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
    - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
  - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- 5. Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

### 6. Disclaimers:

- 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY MATERIALS PROVIDED WITH THE EVM (INCLUDING, BUT NOT LIMITED TO, REFERENCE DESIGNS AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY EPIDEMIC FAILURE WARRANTY OR IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
- 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT, REGARDLESS OF WHEN MADE, CONCEIVED OR ACQUIRED.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.

- Limitations on Damages and Liability:
  - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS OR THE USE OF THE EVMS, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF PROFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TIMORE THAN TWELVE (12) MONTHS AFTER THE EVENT THAT GAVE RISE TO THE CAUSE OF ACTION HAS OCCURRED.
  - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY USE OF AN EVM PROVIDED HEREUNDER, INCLUDING FROM ANY WARRANTY, INDEMITY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS, , EXCEED THE TOTAL AMOUNT PAID TO TI BY USER FOR THE PARTICULAR EVM(S) AT ISSUE DURING THE PRIOR TWELVE (12) MONTHS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated