

# Single/Dual/Quad Comparators With Known Power-Up State

**Data Sheet** 

# ADCMP391/ADCMP392/ADCMP393

### FEATURES

Single-supply voltage operation: 2.3 V to 5.5 V Rail-to-rail common-mode input voltage range Low input offset voltage across V<sub>CMR</sub>: 1 mV typical Guarantees comparator output logic low from V<sub>CC</sub> = 0.9 V to undervoltage lockout (UVLO) Operating temperature range: -40°C to +125°C Package types: 8-lead, narrow body SOIC (ADCMP391/ADCMP392) 14-lead, narrow body SOIC (ADCMP393) 14-lead TSSOP (ADCMP393)

### **APPLICATIONS**

Battery management/monitoring Power supply detection Window comparators Threshold detectors/discriminators Microprocessor systems

### **GENERAL DESCRIPTION**

#### The ADCMP391/ADCMP392/ADCMP393 are

single/dual/quad rail-to-rail input, low power comparators ideal for use in general-purpose applications. These comparators operate from a single supply voltage of 2.3 V to 5.5 V and draw a minimal amount of current. The single ADCMP391 consumes only 18.6  $\mu$ A of supply current. The dual ADCMP392 and the quad ADCMP393 consumes 22.1  $\mu$ A and 26.8  $\mu$ A of supply current, respectively. The low voltage and low current operation of these devices makes it ideal for battery-powered systems.

The comparators features a common-mode input voltage range of 200 mV beyond rails, an offset voltage of 1 mV typical across the full common-mode range, and a UVLO monitor. In addition, the design of the comparators allows a defined output state upon power-up, a logic low output while the supply voltage is less than the UVLO threshold.

The ADCMP391 and ADCMP392 are available in 8-lead, narrow body SOIC package while the ADCMP393 is available in a 14-lead, narrow body SOIC package and a 14-lead TSSOP package. The comparators are specified to operate over the  $-40^{\circ}$ C to  $+125^{\circ}$ C extended temperature range.




Figure 3.

#### Rev. D

#### **Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2014–2016 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com

# **TABLE OF CONTENTS**

Features
Applications1
General Description
Functional Block Diagrams1
Revision History 2
Specifications
Absolute Maximum Ratings 4
Thermal Resistance 4
ESD Caution
Pin Configurations and Function Descriptions
Typical Performance Characteristics7
Theory of Operation
Basic Comparator10
Rail-to-Rail Input (RRI)10

### **REVISION HISTORY**

### 4/16—Rev. C to Rev. D

Changes to A	Adding Hysteresis Section	11
Changes to H	Figure 34	13

### 3/15-Rev. B to Rev. C

Added ADCMP391/ADCMP392 (Throughout)	1
Changes to Equation 4	.12
Changes to Equation 13 and 15	.13
Changes to Ordering Guide	. 18

### 10/14—Rev. A to Rev. B

Added TSSOP Package (Throughout)	1
Changes to Data Sheet Title	1
Added Figure 3; Renumbered Sequentially	5
Changes to Open-Drain Output Section	9

Open-Drain Output 10
Power-Up Behavior10
Crossover Bias Point
Comparator Hysteresis
Typical Applications11
Adding Hysteresis11
Window Comparator for Positive Voltage Monitoring 11
Window Comparator for Negative Voltage Monitoring 12
Programmable Sequencing Control Circuit12
Mirrored Voltage Sequencer Example14
Threshold and Timeout Programmable Voltage Supervisor 15
Outline Dimensions
Ordering Guide17

Added Figure 25; Changes to Figure 26	Changes to Programming Sequencing Control Circuit Section;	
Changes to Figure 29	Added Figure 25; Changes to Figure 26	. 11
Changes to Mirrored Voltage Sequencer Example Section 13 Changes to Figure 30, and Figure 31	Changes to Figure 27 and Figure 28	. 12
Changes to Figure 30, and Figure 31	Changes to Figure 29	. 13
Added Figure 32, Outline Dimensions 15	Changes to Mirrored Voltage Sequencer Example Section	. 13
e	Changes to Figure 30, and Figure 31	. 14
Changes to Ordering Guide15	Added Figure 32, Outline Dimensions	. 15
	Changes to Ordering Guide	. 15

#### 6/14—Rev. 0 to Rev. A

Changes to Product Title	1
Changes to Mirrored Voltage Sequencer Example Section	14
Changes to Threshold and Timeout Programmable Voltage	
Supervisor Section	14

5/14—Revision 0: Initial Version

# **SPECIFICATIONS**

 $V_{CC} = 2.3 V$  to 5.5 V,  $T_A = -40^{\circ}$ C to  $+125^{\circ}$ C,  $V_{CMR} = -200 mV$  to  $V_{CC} + 200 mV$ , unless otherwise noted. Typical values are at  $T_A = 25^{\circ}$ C.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments <sup>1</sup>
POWER SUPPLY	- Symbol		.,,,,	mux	-	
Supply Voltage	Vcc	2.3		5.5	v	
Supply Voluge	Vcc	0.9		UVLORISE	v	Guarantees comparator output low
Vcc Quiescent Current	lcc	0.5		OVECKISE	ľ	Guarantees comparator output low
ADCMP391	ice		18.6	24.7	μA	All outputs in high-Z state, $V_{OD} = 0.1 V$
			18.5	23.8	μΑ	All outputs low, $V_{OD} = 0.1 V$
ADCMP392			22.1	29.3	μA	All outputs in high-Z state, $V_{OD} = 0.1 V$
			20.7	26.5	μA	All outputs low, $V_{OD} = 0.1 V$
ADCMP393			26.8	36.8	μA	All outputs in high-Z state, $V_{OD} = 0.1 V$
			26.6	34.3	μA	All outputs low, $V_{OD} = 0.1 V$
UNDERVOLTAGE LOCKOUT					1	
V <sub>cc</sub> Rising	UVLORISE	2.062	2.162	2.262	v	
Hysteresis	UVLO <sub>HYS</sub>	5	25	50	mV	
COMPARATOR INPUT		1			1	
Common-Mode Input Range	VCMR	-200		V <sub>cc</sub> + 200	mV	
Input Offset Voltage	Vos		0.5	2.5	mV	INx + = INx - = 1 V
			0.5	2.5	mV	$INx + = INx - = 1 V$ , $T_A = -40^{\circ}C$ to $+85^{\circ}C$
			1	5	mV	
			1	5	mV	$T_A = -40^{\circ}C$ to $+85^{\circ}C$
Input Offset Current	los			10	nA	$V_{CMR} = -50 \text{ mV} \text{ to } V_{CC} + 50 \text{ mV}$
Input Bias Current	IBIAS			±30	nA	INx + = INx - = 1 V
				±80	nA	$V_{CMR} = -50 \text{ mV} \text{ to } V_{CC} + 50 \text{ mV}$
				±10	nA	$V_{CMR} = -50 \text{ mV to } V_{CC} + 50 \text{ mV}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$
Input Hysteresis	V <sub>HYS</sub>		3	4	mV	$V_{CM} = 1 V$
			6	8	mV	
COMPARATOR OUTPUT						
Output Low Voltage	Vol		0.1	0.3	V	$V_{CC} = 2.3 \text{ V}, I_{SINK} = 2.5 \text{ mA}$
			0.01	0.15	V	$V_{CC} = 0.9 \text{ V}, \text{ I}_{SINK} = 100 \mu\text{A}$
Output Leakage Current	I <sub>LEAK</sub>			150	nA	$V_{OUT} = 0 V \text{ to } 5.5 V$
COMPARATOR CHARACTERISTICS						
Power Supply Rejection Ratio	PSRR	60	80		dB	
Common-Mode Rejection Ratio	CMRR	50	74		dB	
Voltage Gain	Av		132		dB	
Rise Time <sup>2</sup>	t <sub>R</sub>		1.1		μs	$V_{OUT} = 10\%$ to 90% of $V_{CC}$
Fall Time <sup>2</sup>	t⊧		0.15		μs	$V_{OUT} = 90\%$ to 10% of $V_{CC}$
Propagation Delay						
Input Rising <sup>2</sup>	tprop_r		4.7		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 10 \text{ mV}$
			4.9		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 10 \text{ mV}$
				2.8	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 100 \text{ mV}$
				3.2	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 100 \text{ mV}$
ADCMP392 Channel B			4.9		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 10 \text{ mV}$
			9.7		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 10 \text{ mV}$
Input Falling <sup>2</sup>	t <sub>PROP_F</sub>		4.5		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 10 \text{ mV}$
			9.5		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 10 \text{ mV}$
				2	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 100 \text{ mV}$
				4.2	μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 100 \text{ mV}$
ADCMP392 Channel B			4.7		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 2.3 \text{ V}, V_{OD} = 10 \text{ mV}$
			5		μs	$V_{CM} = 1 \text{ V}, V_{CC} = 5 \text{ V}, V_{OD} = 10 \text{ mV}$

 $^1$   $V_{\text{OD}}$  = overdrive voltage.  $^2$   $R_{\text{PULLUP}}$  = 10 k $\Omega,$  and  $C_{\text{L}}$  = 50 pF.

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

1 4010 21	
Parameter	Rating
VCC Pin	–0.3 V to +6 V
All INx+ and INx- Pins	–0.3 V to +6 V
All OUTx Pins	–0.3 V to +6 V
OUTx Pins Sink Current (Isink)	10 mA
Storage Temperature Range	–65°C to +150°C
Operating Temperature Range	–40°C to +125°C
Lead Temperature (10 sec)	300°C
Junction Temperature	150°C

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

### THERMAL RESISTANCE

#### Table 3. Thermal Resistance

Package Type	θιΑ	Unit
8-Lead Narrow-Body SOIC	121	°C/W
14-Lead Narrow-Body SOIC	80	°C/W
14-Lead TSSOP	125	°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADCMP391 Pin Configuration

#### Table 4. ADCMP391 Pin Function Descriptions

Pin No.	Mnemonic	Description		
1, 5, 8	NIC	Not Internally Connected		
2	IN-	Comparator Inverting Input		
3	IN+	Comparator Noninverting Input		
4	GND	Device Ground		
б	OUT	Comparator Output, Open-Drain		
7	VCC	Device Supply Input		



Figure 5. ADCMP392 Pin Configuration

### Table 5. ADCMP392 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	OUTA	Comparator A Output, Open-Drain
2	INA-	Comparator A Inverting Input
3	INA+	Comparator A Noninverting Input
4	GND	Device Ground
5	INB+	Comparator B Noninverting Input
6	INB-	Comparator B Inverting Input
7	OUTB	Comparator B Output, Open-Drain
8	VCC	Device Supply Input

OUTB 1 OUTA 2 VCC 3 INA- 4 INA+ 5 INB- 6 INB+ 7	ADCMP393 TOP VIEW (Not to Scale)	14 OUTC 13 OUTD 12 GND 11 IND+ 10 IND- 9 INC+ 8 INC-	2206-106
INB+ 7		8 INC-	12206-

Figure 6. ADCMP393 SOIC Pin Configuration

#### Table 6. ADCMP393 Pin Function Descriptions




Figure 7. ADCMP393 TSSOP Pin Configuration

Pin No.	Mnemonic	Description
1	OUTB	Comparator B Output, Open Drain
2	OUTA	Comparator A Output, Open Drain
3	VCC	Device Supply Input
4	INA-	Comparator A Inverting Input
5	INA+	Comparator A Noninverting Input
6	INB-	Comparator B Inverting Input
7	INB+	Comparator B Noninverting Input
8	INC-	Comparator C Inverting Input
9	INC+	Comparator C Noninverting Input
10	IND-	Comparator D Inverting Input
11	IND+	Comparator D Noninverting Input
12	GND	Device Ground
13	OUTD	Comparator D Output, Open Drain
14	OUTC	Comparator C Output, Open Drain

## **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 8. Input Offset Voltage (V<sub>CS</sub>) vs. Common-Mode Voltage (V<sub>CM</sub>),  $V_{CC} = 3.3 V$ 




Figure 9. Input Offset Voltage (V<sub>os</sub>) vs. Temperature for Various Supply Voltages (V<sub>cc</sub>), V<sub>cM</sub> = 1 V




Figure 10. Supply Current vs. Supply Voltage (V<sub>CC</sub>) at Output Low Voltage for Various Temperatures




Figure 11. Input Offset Voltage ( $V_{OS}$ ) vs. Supply Voltage ( $V_{CC}$ ),  $V_{CM} = 1 V$ for Various Temperatures




Figure 12. Output Voltage (V<sub>OUT</sub>) vs. Supply Voltage (V<sub>CC</sub>),  $R_{PULLUP} = 10 k\Omega$ 






Figure 13. Supply Current vs. Supply Voltage (V<sub>cc</sub>) at Output High Voltage for Various Temperatures








Figure 16. Propagation Delay vs. Temperature, Low to High,  $V_{OD} = 10 \text{ mV}$ 





Figure 17. Supply Current vs. Temperature at Output Low Voltage for Various Supply Voltages (Vcc)



TEMPERATURE (°C) $\mathbb{X}$ Figure 19. Propagation Delay vs. Temperature, High to Low,  $V_{OD} = 10 \text{ mV}$ 

### **Data Sheet**




Figure 20. Propagation Delay vs. Input Overdrive Voltage, Low to High




Figure 21. Propagation Delay vs. Input Overdrive Voltage, Low to High, ADCMP392 Channel B




Figure 22. Output Voltage Rise Time (t<sub>R</sub>) vs. Pull-Up Resistance (R<sub>PULLUP</sub>)

## ADCMP391/ADCMP392/ADCMP393




Figure 23. Propagation Delay vs. Input Overdrive Voltage, High to Low




Figure 24. Propagation Delay vs. Input Overdrive Voltage, High to Low, ADCMP392 Channel B




Figure 25. Output Voltage Fall Time (t<sub>F</sub>) vs. Pull-Up Resistance (R<sub>PULLUP</sub>)

### THEORY OF OPERATION BASIC COMPARATOR

In its most basic configuration, a comparator can be used to convert an analog input signal to a digital output signal (see Figure 26). The analog signal on INx+ is compared to the voltage on INx-, and the voltage at OUTx is either high or low, depending on whether INx+ is at a higher or lower potential than INx-, respectively.




Figure 26. Basic Comparator and Input and Output Signals

### **RAIL-TO-RAIL INPUT (RRI)**

Using a CMOS nonRRI stage (that is, a single differential pair) limits the input voltage to approximately one gate-to-source voltage ( $V_{GS}$ ) away from one of the supply lines. Because  $V_{GS}$  for normal operation is commonly more than 1 V, a single differential pair input stage comparator greatly restricts the allowable input voltage. This restriction can be quite limiting with low voltage supplies. To resolve this issue, RRI stages allow the input signal range to extend up to the supply voltage range. In the case of the ADCMP391/ADCMP392/ADCMP393, the inputs continue to operate 200 mV beyond the supply rails.

### **OPEN-DRAIN OUTPUT**

The ADCMP391/ADCMP392/ADCMP393 have an open-drain output stage that requires an external resistor to pull up to the logic high voltage level when the output transistor is switched off. The pull-up resistor must be large enough to avoid excessive power dissipation, but small enough to switch logic levels reasonably quickly when the comparator output is connected to other digital circuitry. The rise time of the open-drain output depends on the pull-up resistor (R<sub>PULLUP</sub>) and load capacitor (C<sub>L</sub>) used.

The rise time can be calculated by

$$t_R = 2.2 R_{PULLUP} C_L \tag{1}$$

### **POWER-UP BEHAVIOR**

On power-up, when  $V_{CC}$  reaches 0.9 V, the ADCMP391/ ADCMP392/ADCMP393 is guaranteed to assert an output low logic. When the voltage on the  $V_{CC}$  pin exceeds UVLO, the comparator inputs take control.

### **CROSSOVER BIAS POINT**

Rail-to-rail inputs of this type of architecture, in both op amps and comparators, have a dual front-end design. PMOS devices are inactive near the  $V_{\rm CC}$  rail, and NMOS devices are inactive near GND. At some predetermined point in the common-mode range, a crossover occurs. At this point, normally 0.8 V and  $V_{\rm CC}$  – 0.8 V, the measured offset voltages change.

### **COMPARATOR HYSTERESIS**

In noisy environments, or when the differential input amplitudes are relatively small or slow moving, adding hysteresis (V<sub>HYS</sub>) to the comparator is often desirable. The transfer function for a comparator with hysteresis is shown in Figure 27. As the input voltage approaches the threshold (0 V in Figure 27) from below the threshold region in a positive direction, the comparator switches from low to high when the input crosses +V<sub>HYS</sub>/2. The new switch threshold becomes  $-V_{HYS}/2$ . The comparator remains in the high state until the  $-V_{HYS}/2$  threshold is crossed from below the threshold region in a negative direction. In this manner, noise or feedback output signals centered on the 0 V input cannot cause the comparator to switch states unless it exceeds the region bounded by  $\pm V_{HYS}/2$ .




Figure 27. Comparator Hysteresis Transfer Function

### TYPICAL APPLICATIONS ADDING HYSTERESIS

To add hysteresis, see Figure 28; two resistors are used to create different switching thresholds, depending on whether the input signal is increasing or decreasing in magnitude. When the input voltage increases, the threshold is above  $V_{REF}$ , and when the input voltage decreases, the threshold is below  $V_{REF}$ .




Figure 28. Noninverting Comparator Configuration with Hysteresis

The upper input threshold level is given by

$$V_{IN\_HI} = \frac{V_{REF}(R1 + R2)}{R2}$$
(2)

Assuming  $R_{LOAD} >> R2$ ,  $R_{PULLUP}$ .

The lower input threshold level is given by

$$V_{IN_{LO}} = \frac{V_{REF} (R1 + R2 + R_{PULLUP}) - V_{CC} R1}{R2 + R_{PULLUP}}$$
(3)

The hysteresis is the difference between these voltages levels.

$$V_{HYS} = \frac{V_{REF} R 1 R_{PULL-UP} + V_{CC} R 1 R 2}{R 2 (R 2 + R_{PULL-UP})}$$
(4)

# WINDOW COMPARATOR FOR POSITIVE VOLTAGE MONITORING

When monitoring a positive supply, the desired nominal operating voltage for monitoring is denoted by  $V_M$ ,  $I_M$  is the nominal current through the resistor divider,  $V_{OV}$  is the overvoltage trip point, and  $V_{UV}$  is the undervoltage trip point.




Figure 29. Positive Undervoltage/Overvoltage Monitoring Configuration

Figure 29 illustrates the positive voltage monitoring input connection. Three external resistors,  $R_X$ ,  $R_Y$ , and  $R_Z$ , divide the positive voltage for monitoring,  $V_{M}$ , into the high-side voltage,  $V_{PH}$ , and the low-side voltage,  $V_{PL}$ . The high-side voltage is connected to the INA+ pin and the low-side voltage is connected to the INB- pin.

To trigger an overvoltage condition, the low-side voltage (in this case,  $V_{PL}$ ) must exceed the  $V_{REF}$  threshold on the INB+ pin. Calculate the low-side voltage,  $V_{PL}$ , by the following:

$$V_{PL} = V_{REF} = V_{OV} \left( \frac{R_Z}{R_X + R_Y + R_Z} \right)$$
(5)

In addition,

$$R_X + R_Y + R_Z = V_M / I_M \tag{6}$$

Therefore, R<sub>Z</sub>, which sets the desired trip point for the overvoltage monitor, is calculated as

$$R_{Z} = \frac{\left(V_{REF}\right)\left(V_{M}\right)}{\left(V_{OV}\right)\left(I_{M}\right)} \tag{7}$$

To trigger the undervoltage condition, the high-side voltage,  $V_{PH}$ , must be less than the  $V_{REF}$  threshold on the INA– pin. The high-side voltage,  $V_{PH}$ , is calculated by

$$V_{PH} = V_{REF} = V_{UV} \left( \frac{R_Y + R_Z}{R_X + R_Y + R_Z} \right)$$
(8)

Because Rz is already known, Ry can be expressed as

$$R_{Y} = \frac{\left(V_{REF}\right)\left(V_{M}\right)}{\left(V_{UV}\right)\left(I_{M}\right)} - R_{Z}$$

$$\tag{9}$$

When  $R_{\rm Y}$  and  $R_{\rm Z}$  are known,  $R_{\rm X}$  can be calculated by

$$R_X = (V_M/I_M) - R_Y - R_Z$$
(10)

If  $V_M$ ,  $I_M$ ,  $V_{OV}$ , or  $V_{UV}$  changes, each step must be recalculated.

# WINDOW COMPARATOR FOR NEGATIVE VOLTAGE MONITORING

Figure 30 shows the circuit configuration for negative supply voltage monitoring. To monitor a negative voltage, a reference voltage is required to connect to the end node of the voltage divider circuit, in this case,  $V_{\text{REF}}$ .




Figure 30. Negative Undervoltage/Overvoltage Monitoring Configuration

Equation 7, Equation 9, and Equation 10 need some minor modifications for use with negative voltage monitoring. The reference voltage,  $V_{REF}$ , is added to the overall voltage drop; therefore, it must be subtracted from  $V_M$ ,  $V_{UV}$ , and  $V_{OV}$  before using each of them in Equation 7, Equation 9, and Equation 10.

To monitor a negative voltage level, the resistor divider circuit divides the voltage differential level between  $V_{REF}$  and the negative supply voltage into the high-side voltage,  $V_{NH}$ , and the low-side voltage,  $V_{NL}$ . The high-side voltage,  $V_{NH}$ , is connected to INC+, and the low-side voltage,  $V_{NL}$ , is connected to IND–.

To trigger an overvoltage condition, the monitored voltage must exceed the nominal voltage in terms of magnitude, and the high-side voltage (in this case,  $V_{\rm NH}$ ) on the INC+ pin must be more negative than ground. Calculate the high-side voltage,  $V_{\rm NH}$ , by the following:

$$V_{NH} = GND = \left[ \left( V_{REF} - V_{OV} \right) \left( \frac{R_X + R_Y}{R_X + R_Y + R_Z} \right) \right] + V_{OV}$$
(11)

In addition,

$$R_X + R_Y + R_Z = \frac{\left(V_M - V_{REF}\right)}{I_M} \tag{12}$$

Therefore, R<sub>Z</sub>, which sets the desired trip point for the overvoltage monitor, is calculated by

$$R_Z = \frac{V_{REF} \left( V_M - V_{REF} \right)}{I_M \left( V_{REF} - V_{OV} \right)} \tag{13}$$

To trigger an undervoltage condition, the monitored voltage must be less than the nominal voltage in terms of magnitude, and the low-side voltage (in this case,  $V_{\rm NL}$ ) on the IND– pin must be more positive than ground. Calculate the low-side voltage,  $V_{\rm NL}$ , by the following:

$$V_{NL} = GND = \left[ \left( V_{REF} - V_{UV} \right) \left( \frac{R_X}{R_X + R_Y + R_Z} \right) \right] + V_{UV}$$
(14)

Because R<sub>Z</sub> is already known, R<sub>Y</sub> can be expressed as follows:

$$R_{Y} = \frac{V_{REF} \left( V_{M} - V_{REF} \right)}{I_{M} \left( V_{REF} - V_{UV} \right)} - R_{Z}$$
(15)

When  $R_{\rm Y}$  and  $R_{\rm Z}$  are known,  $R_{\rm X}$  is then calculated by

$$R_X = \frac{\left(V_M - V_{REF}\right)}{I_M} - R_Y - R_Z \tag{16}$$

### PROGRAMMABLE SEQUENCING CONTROL CIRCUIT

The circuit shown in Figure 31 is used to control the power supply sequencing. The delay is set by the combination of the pull-up resistor ( $R_{PULLUP}$ ), the load capacitor ( $C_L$ ), and the resistor divider network.




Figure 31. Programmable Sequencing Control Circuit

Figure 32 shows a simplified block diagram for the programmable sequencing control circuit. The application delays the enable signal, EN, of the external regulators (LDO x) in a linear order when the open-drain signal (SEQ) changes from low to high impedance.

The ADCMP391/ADCMP392/ADCMP393 have a defined output state during startup, which prevents any regulator from turning on if  $V_{\rm CC}$  is still below the UVLO threshold.




Figure 32. Simplified Block Diagram of a Programmable Sequencing Control Circuit

### **Data Sheet**




Figure 33. Programmable Sequencing Control Circuit Timing Diagram

When the SEQ signal changes from low to high impedance, the load capacitor,  $C_L$ , starts to charge. The time it takes to charge the load capacitor to the pull-up voltage (in this case,  $V_{REF}$  or  $V_{CC}$ ) is the maximum delay programmable in the circuit. It is recommended to have the threshold within 10% to 90% of the pull-up voltage. Calculate the maximum allowable delay by

$$t_{MAX} = t_R = 2.2 \ R_{PULLUP} \ C_L \tag{17}$$

The delay of each output is changed by changing the threshold voltage, V1 to V4, when the comparator changes its output state.

To calculate the voltage thresholds for the comparator, use the following formulas:

$$VI = V_{REF} \left( 1 - e^{\frac{-t_1}{R_{PULLUP}C_L}} \right)$$
(18)

$$V2 = V_{REF} \left( 1 - e^{\frac{-t_2}{R_{PULLUP}C_L}} \right)$$
(19)

$$V3 = V_{REF} \left( 1 - e^{\frac{-t_3}{R_{PULLUP}C_L}} \right)$$
(20)

$$V4 = V_{REF} \left( 1 - e^{\frac{-t_4}{R_{PULLUP}C_L}} \right)$$
(21)

The threshold voltages can come from a voltage reference or a voltage divider circuit, as shown in Figure 31.

### ADCMP391/ADCMP392/ADCMP393

First, determine the allowable current,  $I_{DIV}$ , flowing through the resistor divider. After the value for  $I_{DIV}$  is determined, calculate R1, R2, R3, R4, and R5 using the following formulas:

$$R_{DIV} = \frac{V_{REF}}{I_{DIV}} = R1 + R2 + R3 + R4 + R5$$
(22)

$$RI = \frac{VIR_{DIV}}{V_{REF}}$$
(23)

$$R2 = \frac{V2R_{DIV}}{V_{PEE}} - R1 \tag{24}$$

$$R3 = \frac{V3R_{DIV}}{V_{PEE}} - R1 - R2$$
(25)

$$R4 = \frac{V4R_{DIV}}{V_{REF}} - R1 - R2 - R3$$
(26)

$$R5 = R_{DIV} - R1 - R2 - R3 - R4 \tag{27}$$

To create a mirrored voltage sequence, add a resistor,  $R_{MIRROR}$ , between the pull-up resistor ( $R_{PULLUP}$ ) and the load capacitor ( $C_L$ ) as shown in Figure 34.




Figure 34. Circuit Configuration for a Mirrored Voltage Sequencer

Figure 34 shows the circuit configuration for a mirrored voltage sequencer. When SEQ changes from low to high impedance, the response is similar to Figure 33. When SEQ changes from high impedance to low, the load capacitor ( $C_L$ ) starts to discharge at a rate set by  $R_{MIRROR}$ . The delay of each comparator is dependent on the threshold voltage previously set for  $t_1$  to  $t_4$ . The result is a mirrored power-down sequence.




Figure 35. Mirrored Voltage Sequencer Timing Diagram

The timing diagram for the mirrored voltage sequencer is shown in Figure 35.

Equation 18 through Equation 21 must account for the additional resistance, R<sub>MIRROR</sub>, in the calculations of the voltage thresholds. To calculate these new thresholds, see Equation 28 through Equation 31.

$$VI = V_{REF} \left( 1 - e^{\frac{-t_1}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
(28)

$$V2 = V_{REF} \left( 1 - e^{\frac{-t_2}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
(29)

$$V3 = V_{REF} \left( 1 - e^{\frac{-t_3}{\left(R_{PULLUP} + R_{MIRROR}\right)C_L}} \right)$$
(30)

$$V4 = V_{REF} \left( 1 - e^{\frac{-t_4}{(R_{PULLUP} + R_{MIRROR})C_L}} \right)$$
(31)

R<sub>MIRROR</sub> provides the mirrored delay by prolonging the discharge time of the capacitor. The mirrored voltage sequencer uses the same threshold in Equation 28 to Equation 31 in a decreasing order. To calculate the exact value of the mirrored delay time, see Equation 32 through Equation 35.

$$t_{5} = -R_{MIRROR}C_{L}\ln\left(\frac{V4}{V_{REF}}\right)$$
(32)

$$t_{6} = -R_{MIRROR}C_{L}\ln\left(\frac{V3}{V_{REF}}\right)$$
(33)

$$t_7 = -R_{MIRROR}C_L \ln\left(\frac{V2}{V_{REF}}\right)$$
(34)

$$t_{s} = -R_{MIRROR}C_{L}\ln\left(\frac{VI}{V_{REF}}\right)$$
(35)

### MIRRORED VOLTAGE SEQUENCER EXAMPLE

To illustrate how the mirrored voltage sequencer works, see Figure 32 and then consider a system that uses a  $V_{REF}$  of 1 V and requires a delay of 50 ms when SEQ changes from low to high impedance, and between each regulator when turning on. These considerations require a rise time of at least 200 ms for the pull-up resistor ( $R_{PULLUP}$ ) and the load capacitor ( $C_L$ ). The sum of the resistance of  $R_{MIRROR}$  and  $R_{PULLUP}$  must be large enough to charge the capacitor longer than the minimum required delay. For a symmetrical mirrored power-down sequence, the value of  $R_{MIRROR}$  must be much larger than  $R_{PULLUP}$ . A 10 k $\Omega$   $R_{PULLUP}$  value limits the pull-down current to 100  $\mu$ A while giving a reasonable value for  $R_{MIRROR}$ . A typical 1  $\mu$ F capacitor together with a 150 k $\Omega$   $R_{MIRROR}$  value gives a value of

$$t_{MAX} = 2.2((160 \times 10^3) \times (1 \times 10^{-6})) = 351 \text{ ms}$$
 (36)

The threshold voltage required by each comparator is set by Equation 28 to Equation 31. For example,

$$V1 = V_{REF} \left( 1 - e^{\frac{-50 \times 10^{-3}}{160 \times 10^{3} \times 1 \times 10^{-6}}} \right)$$

where *V1* = 268.38 mV.

Therefore, V2 = 464.74 mV, V3 = 608.39 mV, and V4 = 713.5 mV.

Next, consider 10  $\mu$ A as the maximum current ( $I_{DIV}$ ) flowing through the resistor divider network. This current gives the total resistance of the divider network ( $R_{DIV}$ ) and the individual resistor values using Equation 22 to Equation 27, resulting in the following:

- $R_{DIV} = 100 \text{ k}\Omega$
- $R1 = 26.84 \text{ k}\Omega \approx 26.7 \text{ k}\Omega$
- $R2 = 19.64 \text{ k}\Omega \approx 19.6 \text{ k}\Omega$
- $R3 = 14.37 \text{ k}\Omega \approx 14.3 \text{ k}\Omega$
- $R4 = 10.51 \text{ k}\Omega \approx 10.5 \text{ k}\Omega$
- $R5 = 28.65 \text{ k}\Omega \approx 28.7 \text{ k}\Omega$

Resistor values from the calculation are nonindustry standard, using industry standard resistor values resulted in a new  $R_{DIV}$  value of 99.8 k $\Omega$ . Due to the discrepancy of the calculated resistor value to the industry standard value, the threshold of each comparator also changed. Calculate the new threshold values by using a simple voltage divider formula:

$$V1 = V_{REF} R1/R_{DIV}$$
(37)  
where V1 =  $\frac{1 V(26.7 k\Omega)}{99.8 k\Omega} = 267.54 mV.$ 

Therefore, V2 = 463.93 mV, V3 = 607.21 mV, and V4 = 712.42 mV.

Because the threshold of each comparator has changed, the time when each comparator changes its output has also changed. Calculate the new delay values for each comparator by using the following equation:

$$t_{I} = -C_{L} \left( R_{PULLUP} + R_{MIRROR} \right) \ln \left( 1 - \frac{VI}{V_{REF}} \right)$$
(38)

where  $t_i = -1 \ \mu F(10 \ k\Omega + 150 \ k\Omega) \ln \left( 1 - \frac{267.54 \ mV}{1} \right) = 49.81 \ ms.$ 

Therefore,  $t_2 = 99.78$  ms,  $t_3 = 149.52$  ms, and  $t_4 = 199.4$  ms.

To calculate t<sub>5</sub> through t<sub>8</sub>, use Equation 32 to Equation 35:

$$t_{5} = -R_{MIRROR}C_{L}ln\left(\frac{V4}{V_{REF}}\right)$$

where  $t_5 = -150 \text{ k}\Omega \times 1 \mu\text{F} \times \ln\left(\frac{712.42 \text{ mV}}{1}\right) = 50.86 \text{ ms}.$ 

Therefore,  $t_6 = 74.83$  ms,  $t_7 = 115.2$  ms, and  $t_8 = 197.78$  ms.

# THRESHOLD AND TIMEOUT PROGRAMMABLE VOLTAGE SUPERVISOR

Figure 36 shows a circuit configuration for a programmable threshold and timeout circuit. The timeout,  $t_{RESET}$ , defines the duration that the input voltage ( $V_{IN}$ ) must be kept above the threshold voltage to toggle the RESET signal, preventing the device from operating when  $V_{IN}$  is not stable. If  $V_{IN}$  falls below the threshold voltage, the RESET signal toggles quickly.




Figure 37. Threshold and Timeout Programmable Voltage Supervisor Timing Diagram

During startup, the ADCMP391/ADCMP392/ADCMP393 guarantee a low output state when  $V_{CC}$  is still below the UVLO threshold, preventing the voltage supervisor from toggling.

When  $V_{IN}$  reaches the threshold set by the resistor divider (R1 and R2) and  $V_{REF}$ , OUT1 changes from low to high and starts to charge the timeout capacitor ( $C_T$ ). If  $V_{IN}$  is kept above the threshold voltage and the voltage in  $C_T$  reaches  $V_{REF}$ , OUT2 toggles. If  $V_{IN}$  falls below the threshold voltage while  $C_T$  is charging, the timeout capacitor quickly discharges, preventing OUT2 from toggling while  $V_{IN}$  is not stable.

In the condition that  $V_{\rm IN}$  is tied to  $V_{\rm CC}$ , the circuit operates when  $V_{\rm CC}$  is more than the minimum operating voltage.

The threshold voltage ( $V_{\text{TH}}$ ) is configured by changing the resistor divider or  $V_{\text{REF}}.$  Calculate the threshold voltage by

$$V_{TH} = V_{REF} \left( 1 + \frac{R1}{R2} \right)$$
(39)


Timeout is adjusted by changing the values of the pull-up resistor or the timeout capacitor. To set the timeout value, determine the allowable current flowing through R<sub>PULLUP</sub>, I<sub>PULLUP</sub>.

When I<sub>PULLUP</sub> is known, calculate R<sub>PULLUP</sub> and C<sub>T</sub> by the following formulas:


$$R_{PULLUP} = V_{CC}/I_{PULLUP} \tag{40}$$

$$C_T = \frac{-t_{RESET}}{R_{PULLUP} \ln \left(1 - \frac{V_{REF}}{V_{CC}}\right)}$$
(41)

### **OUTLINE DIMENSIONS**



Dimensions shown in millimeters and (inches)



ure 40. 14-Lead Thin Shrink Small Outline Package [1550 (RU-14) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADCMP391ARZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP391ARZ-RL7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP392ARZ	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP392ARZ-RL7	-40°C to +125°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8
ADCMP393ARZ	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14
ADCMP393ARZ-RL7	-40°C to +125°C	14-Lead Standard Small Outline Package [SOIC_N]	R-14
ADCMP393ARUZ	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14
ADCMP393ARUZ-RL7	-40°C to +125°C	14-Lead Thin Shrink Small Outline Package [TSSOP]	RU-14

<sup>1</sup> Z = RoHS Compliant Part.

©2014–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12206-0-4/16(D)



www.analog.com