## FEATURES

Latch-up immune under all circumstances Human body model (HBM) ESD rating: $\mathbf{8 k V}$<br>Low on resistance: $6.5 \Omega$<br>$\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual-supply operation<br>9 V to 40 V single-supply operation<br>48 V supply maximum ratings<br>Fully specified at $\pm 15 \mathrm{~V}, \pm 20 \mathrm{~V},+12 \mathrm{~V}$, and $+\mathbf{3 6} \mathrm{V}$<br>$V_{D D}$ to $V_{s s}$ analog signal range

## APPLICATIONS

## High voltage signal routing <br> Automatic test equipment <br> Analog front-end circuits <br> Precision data acquisition <br> Amplifier gain select <br> Industrial instrumentation <br> Relay replacement

## GENERAL DESCRIPTION

The ADG5401 is a monolithic industrial, complementary metal oxide semiconductor (CMOS) analog switch containing a latchup immune single-pole/single-throw (SPST) switch. The switch conducts equally well in both directions when on, and has an input signal range that extends to the power supplies. In the off condition, signal levels up to the supplies are blocked.

The ultralow on resistance and on-resistance flatness of these switches make them ideal solutions for data acquisition and gain switching applications, where low distortion is critical. The latch-up immune construction and high ESD rating make these switches more robust in harsh environments.

## FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC 1 INPUT
Figure 1.

## PRODUCT HIGHLIGHTS

1. Trench isolation guards against latch-up. A dielectric trench separates the P channel and N channel transistors, thereby preventing latch-up even under severe overvoltage conditions.
2. Low Ron of $6.5 \Omega$.
3. Dual-supply operation. For applications where the analog signal is bipolar, the ADG5401 can operate from dual supplies of up to $\pm 22 \mathrm{~V}$.
4. Single-supply operation. For applications where the analog signal is unipolar, the ADG5401 can operate from a singlerail power supply of up to 40 V .
5. 3 V logic compatible digital inputs: $\mathrm{V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$.
6. No $V_{L}$ logic power supply required.
7. Available in 8-lead MSOP package and 8-lead, $2 \mathrm{~mm} \times$ 3 mm LFCSP packages.

## ADG5401* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

## COMPARABLE PARTS

View a parametric search of comparable parts.

## EVALUATION KITS

- Evaluation Board for 8 lead MSOP Devices in the Switch/ Mux Portfolio


## DOCUMENTATION

## Application Notes

- AN-1313: Configuring the AD5422 to Combine Output Current and Output Voltage to a Single Output Pin


## Data Sheet

- ADG5401: High Voltage Latch-Up Proof, Single SPST Switch


## User Guides

- UG-893: Evaluating the 8-Lead MSOP Devices in the Switch/Mux Portfolio


## REFERENCE MATERIALS <br> $\qquad$

## Press

- Latch-up Immune, High ESD Switches, Expands ADI Offerings in High-Voltage Industrial Applications


## DESIGN RESOURCES

- ADG5401 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints


## DISCUSSIONS

View all ADG5401 EngineerZone Discussions.

## SAMPLE AND BUY

Visit the product page to see pricing options.

## TECHNICAL SUPPORT $\square$

Submit a technical question or find your regional support number.

## DOCUMENT FEEDBACK

Submit feedback for this data sheet.

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
$\pm 15$ V Dual Supply ..... 3
$\pm 20$ V Dual Supply ..... 4
12 V Single Supply. ..... 5
36 V Single Supply .....  6
REVISION HISTORY
1/15—Rev. 0 to Rev. A

$\qquad$ ..... Universal
Changed Continuous Current, S or D Parameter to 8-LeadMSOP, Table 57
Added Figure 2; Renumbered Sequentially ..... 9
Changes to Table 7 ..... 9
Changes to Figure 4 ..... 10
Added Figure 19 ..... 12
Continuous Current per Channel, S or D .....  .7
Absolute Maximum Ratings .....  8
ESD Caution .....  8
Pin Configurations and Function Descriptions .....  9
Typical Performance Characteristics. ..... 10
Test Circuits ..... 13
Terminology ..... 15
Applications Information ..... 16
Trench Isolation ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17
Changes to Figure 21 and Figure 26 ..... 13
Added AC Power Supply Rejection Ratio (ACPSRR), Terminology Section ..... 15
Added Figure 30, Outline Dimensions ..... 17
Changes to Ordering Guide ..... 17

ADG5401

## SPECIFICATIONS

$\pm 15$ V DUAL SUPPLY
$\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 1.


[^0]
## ADG5401

## $\pm 20$ V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-20 \mathrm{~V} \pm 10 \%$, GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 2.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range On Resistance, Ron <br> On-Resistance Flatness, Rflat (oN) | $\begin{aligned} & 7 \\ & 1.2 \\ & 1.7 \end{aligned}$ | $2.1$ | $V_{D D}$ to $V_{S S}$ <br> 11 <br> 2.5 | $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} ;$ <br> see Figure 21 $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+18 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{s}}(\mathrm{On})$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.5 \\ & \pm 0.1 \\ & \pm 0.5 \\ & \pm 0.2 \\ & \pm 1 \end{aligned}$ | $\pm 2$ $\pm 2$ $\pm 8$ | $\begin{aligned} & \pm 20 \\ & \pm 20 \\ & \pm 40 \end{aligned}$ | nA typ <br> nA max nA typ <br> nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V} \text {; see } \end{aligned}$ <br> Figure 20 $V_{s}= \pm 15 \mathrm{~V}, V_{D}=\mp 15 \mathrm{~V} \text {; see }$ <br> Figure 20 $\mathrm{V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 15 \mathrm{~V} \text {; see Figure } 23$ |
| DIGITAL INPUTS <br> Input High Voltage, Vinh Input Low Voltage, VIIL Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{CIN}_{\mathrm{IN}}$ | $\begin{aligned} & 0.002 \\ & 6 \end{aligned}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> ton <br> toff <br> Charge Injection, Qins <br> Off Isolation <br> Total Harmonic Distortion + Noise (THD + N) <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{5}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{s}}(\mathrm{On})$ | 150 175 170 196 275 -50 0.01 170 -0.5 21 23 75 | $\begin{aligned} & 207 \\ & 214 \end{aligned}$ | $\begin{aligned} & 219 \\ & 223 \end{aligned}$ | ns typ ns max ns typ ns max pC typ dB typ \% typ MHz typ dB typ pF typ pF typ pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} ; \text { see Figure } 26 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} ; \text { see Figure } 26 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \text {; see } \end{aligned}$ <br> Figure 27 $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see }$ <br> Figure 22 $\mathrm{RL}=1 \mathrm{k} \Omega, 20 \mathrm{~V}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to }$ <br> 20 kHz ; see Figure 24 $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF} \text {; see Figure } 25$ $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} ;$ <br> see Figure 25 $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ $\mathrm{V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS IDD Iss $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\begin{aligned} & 50 \\ & 70 \\ & 0.001 \end{aligned}$ |  | $\begin{aligned} & 110 \\ & 1 \\ & \pm 9 / \pm 22 \end{aligned}$ | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $V$ min/V max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \text { GND }=0 \mathrm{~V} \end{aligned}$ |

[^1]ADG5401

## 12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 3.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On-Resistance Flatness, Rflat (on) | $\begin{aligned} & 14 \\ & 16 \\ & 2.8 \\ & 4 \end{aligned}$ | 19 $5.5$ | 0 V to $\mathrm{V}_{\mathrm{DD}}$ <br> 22 <br> 7 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \text {; see }$ <br> Figure 21 $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{s}}(\mathrm{On})$ | $\begin{aligned} & \pm 0.1 \\ & \pm 0.5 \\ & \pm 0.1 \\ & \pm 0.5 \\ & \pm 0.2 \\ & \pm 1 \end{aligned}$ | $\pm 2$ <br> $\pm 2$ <br> $\pm 8$ | $\begin{aligned} & \pm 20 \\ & \pm 20 \\ & \pm 40 \end{aligned}$ | nA typ <br> nA max nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \text { to } 1 \mathrm{~V} \text {; } \\ & \text { see Figure } 20 \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} \text { to } 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=10 \mathrm{~V} \text { to } 1 \mathrm{~V} \text {; } \\ & \text { see Figure } 20 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} \text { to } 10 \mathrm{~V} \text {; see Figure } 23 \end{aligned}$ |
| DIGITAL INPUTS Input High Voltage, Vinh Input Low Voltage, $\mathrm{V}_{\mathrm{INL}}$ Input Current, $\mathrm{I}_{\text {InL }}$ or $\mathrm{I}_{\text {INH }}$ <br> Digital Input Capacitance, Cin | $\begin{aligned} & 0.002 \\ & 6 \\ & \hline \end{aligned}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | V min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ |
| ```DYNAMIC CHARACTERISTICS ton toff Charge Injection, Qins Off Isolation Total Harmonic Distortion + Noise (THD + N) -3 dB Bandwidth Insertion Loss Cs (Off) CD (Off) CD (On), Cs (On)``` | 260 327 200 244 95 -50 0.02 190 -0.9 28 30 60 | $\begin{aligned} & 406 \\ & 280 \end{aligned}$ | $\begin{aligned} & 454 \\ & 300 \end{aligned}$ | ns typ ns max ns typ ns max pC typ dB typ \% typ MHz typ dB typ pF typ pF typ pF typ | $R_{L}=300 \Omega, C_{L}=35 \mathrm{pF}$ <br> $\mathrm{V}_{\mathrm{s}}=8 \mathrm{~V}$; see Figure 26 <br> $\mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ <br> $V_{s}=8 \mathrm{~V}$; see Figure 26 <br> $V_{s}=6 \mathrm{~V}, \mathrm{R}_{\mathrm{s}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}$; see <br> Figure 27 <br> $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz}$; see <br> Figure 22 <br> $R L=1 \mathrm{k} \Omega, 6 \mathrm{~V} p-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz}$ to <br> 20 kHz ; see Figure 24 <br> $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}$; see Figure 25 <br> $R L=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$; see <br> Figure 25 $\begin{aligned} & V_{S}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{s}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{s}}=6 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS IDD VD | $\begin{aligned} & 40 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 65 \\ & 9 / 40 \end{aligned}$ | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> V min/V max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=13.2 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{V} \mathrm{DD} \\ & \\ & \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ |

[^2]
## 36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 4.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On-Resistance Flatness, Rflat (on) | $\begin{aligned} & 7 \\ & 9 \\ & 1.8 \\ & 2.6 \end{aligned}$ | 11 3 | $\begin{aligned} & 0 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}} \\ & 13 \\ & 3.5 \\ & \hline \end{aligned}$ | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \text {; see }$ <br> Figure 21 $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=32.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, IS (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $I_{D}(O n)$, Is (On) | $\begin{aligned} & \pm 0.1 \\ & \pm 0.5 \\ & \pm 0.1 \\ & \pm 0.5 \\ & \pm 0.2 \\ & \pm 1 \end{aligned}$ | $\pm 2$ <br> $\pm 2$ <br> $\pm 8$ | $\begin{aligned} & \pm 20 \\ & \pm 20 \\ & \pm 40 \\ & \hline \end{aligned}$ | nA typ <br> nA max nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & V_{D D}=+39.6 \mathrm{~V}, V_{S S}=0 \mathrm{~V} \\ & V_{S}=1 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} \text { to } 1 \mathrm{~V} \text {; see } \end{aligned}$ <br> Figure 20 $V_{S}=1 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} \text { to } 1 \mathrm{~V} \text {; see }$ <br> Figure 20 $V_{S}=V_{D}=1 \mathrm{~V} \text { to } 30 \mathrm{~V} \text {; see Figure } 23$ |
| DIGITAL INPUTS Input High Voltage, Vinh Input Low Voltage, $\mathrm{V}_{\mathrm{INL}}$ Input Current, $\mathrm{I}_{\mathrm{NL}}$ or $\mathrm{I}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{Cl}_{\mathrm{IN}}$ | $\begin{aligned} & 0.002 \\ & 6 \end{aligned}$ |  | $\begin{gathered} 2.0 \\ 0.8 \\ \pm 0.1 \end{gathered}$ | $\vee$ min <br> V max <br> $\mu A$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> ton <br> toff <br> Charge Injection, Qins <br> Off Isolation <br> Total Harmonic Distortion + Noise (THD + N) <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{\mathrm{s}}$ (Off) <br> $C_{D}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}(\mathrm{On}), \mathrm{C}_{\mathrm{s}}(\mathrm{On})$ | 160 187 180 213 255 -50 0.01 170 -0.55 26 28 65 | $\begin{aligned} & 212 \\ & 221 \end{aligned}$ | $\begin{aligned} & 230 \\ & 225 \end{aligned}$ | ns typ ns max ns typ ns max pC typ dB typ \% typ MHz typ dB typ pF typ pF typ pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \text {; see Figure } 26 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} \text {; see Figure } 26 \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { see } \end{aligned}$ <br> Figure 27 <br> $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}, f=1 \mathrm{MHz}$; see <br> Figure 22 <br> $R_{L}=1 \mathrm{k} \Omega, 18 \mathrm{~V} p-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz}$ to <br> 20 kHz ; see Figure 24 <br> $R_{L}=50 \Omega, C_{L}=5 \mathrm{pF}$; see Figure 25 <br> $R \mathrm{~L}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$; <br> see Figure 25 <br> $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ <br> $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ <br> $\mathrm{V}_{\mathrm{s}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| POWER REQUIREMENTS IdD $V_{D D}$ | $\begin{aligned} & 80 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 130 \\ & 9 / 40 \end{aligned}$ | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $V_{\text {min/ }}$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=39.6 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{VDD} \\ & \\ & \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ |

[^3]
## Data Sheet <br> ADG5401

CONTINUOUS CURRENT PER CHANNEL, S OR D
Table 5.

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit | Test Condition/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8-LEAD MSOP |  |  |  |  | $\theta_{\mathrm{JA}}=133.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-15 \mathrm{~V}$ | 171 | 116 | 79 | mA maximum |  |
| $V_{D D}=20 \mathrm{~V}, \mathrm{~V}_{S S}=-20 \mathrm{~V}$ | 177 | 120.5 | 81 | mA maximum |  |
| $V_{D D}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ | $139$ | $99$ | 70 | mA maximum |  |
| $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ | 174 | 118 | 81 | mA maximum |  |
| 8-LEAD LFCSP |  |  |  |  | $\theta_{\mathrm{JA}}=60.88^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V}, \mathrm{~V}_{S S}=-15 \mathrm{~V}$ | 234 | 150 | 93 | mA maximum |  |
| $V_{D D}=20 \mathrm{~V}, \mathrm{~V}_{S S}=-20 \mathrm{~V}$ | 246 | 155 | 95 | mA maximum |  |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ | 193 | 130 | 85 | mA maximum |  |
| $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ | 241 | 153 | 95 | mA maximum |  |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.

Table 6.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ to $\mathrm{V}_{\text {SS }}$ | 48 V |
| VDD to GND | -0.3 V to +48 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -48 V |
| Analog Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, S or D Pin | 630 mA (pulsed at 1 ms , 10\% duty cycle maximum) |
| Continuous Current, S or D ${ }^{2}$ | Data + 15\% |
| Temperature Range |  |
| Operating | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\mathrm{JA}}$ |  |
| 8-Lead MSOP (4-Layer Board) | $133.1{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead LFCSP | $60.88^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb Free | As per JEDEC J-STD-020 |
| Human Body Model (HBM) ESD | 8 kV |

[^4]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.
Only one absolute maximum rating can be applied at any one time.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. NC = NO CONNECT. NOT INTERNALLY CONNECTED. 2. THE EXPOSED PAD IS TIED TO SUBSTRATE, $\mathrm{V}_{\text {SS }}$ -

Figure 2. 8-Lead LFCSP Pin Configuration

notes

1. $\mathrm{NC}=\mathrm{NO}$ CONNECT. NOT INTERNALLY CONNECTED.

Figure 3. 8-Lead MSOP Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| 8-Lead LFCSP | 8-Lead MSOP | Mnemonic | Description |
| 1 | 1 | S | Source Terminal. This pin can be an input or output. |
| 2 | 2 | NC | No Connect. Not internally connected. |
| 3 | 3 | GND | Ground (OV) Reference. |
| 4 | 4 | VDD | Most Positive Power Supply Potential. |
| 5 | 5 | NC | No Connect. Not internally connected. |
| 6 | 6 | IN | Logic Control Input. |
| 7 | 7 | VSS | Most Negative Power Supply Potential. |
| 8 | 8 | D | Drain Terminal. This pin can be an input or output. |
|  | Not applicable | EPAD | The exposed pad is tied to substrate, VSS. |

Table 8. Truth Table

| IN | Switch Condition |
| :--- | :--- |
| 1 | On |
| 0 | Off |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. On Resistance as a Function of $V_{S}, V_{D}$ (Dual Supply)


Figure 5. On Resistance as a Function of $V_{S,} V_{D}$ (Single Supply)


Figure 6. On Resistance as a Function of $V_{s}\left(V_{D}\right)$ for Different Temperatures, $\pm 15$ V Dual Supply


Figure 7. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 8. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, 12 V Single Supply


Figure 9. On Resistance as a Function of $V_{S}\left(V_{D}\right)$ for Different Temperatures, 36 V Single Supply


Figure 10. Leakage Currents as a Function of Temperature, $\pm 15$ V Dual Supply


Figure 11. Leakage Currents as a Function of Temperature, $\pm 20$ V Dual Supply


Figure 12. Leakage Currents as a Function of Temperature,
12 V Single Supply


Figure 13. Leakage Currents as a Function of Temperature, 36 V Single Supply


Figure 14. Off Isolation vs. Frequency


Figure 15. Charge Injection vs. Source Voltage (Vs)


Figure 16. $\mathrm{THD}+\mathrm{N}$ vs. Frequency


Figure 17. Bandwidth


Figure 18. tiransition Times vs. Temperature


Figure 19. ACPSRR vs. Frequency

ADG5401

## TEST CIRCUITS



Figure 20. OffLeakage


Figure 21. On Resistance


Figure 22. Off Isolation


Figure 26. Switching Times, $t_{\text {ON }}$ and $t_{\text {OFF }}$


## TERMINOLOGY

## $I_{D D}$

IDD represents the positive supply current.
Iss
Iss represents the negative supply current.

## $V_{D}, V_{s}$

$V_{D}$ and $V_{S}$ represent the analog voltage on Terminal $D$ and Terminal S, respectively.

## Ron

Ron is the ohmic resistance between Terminal D and
Terminal S.

## $\mathrm{R}_{\text {flat (on) }}$

$\mathrm{R}_{\text {FLAT (ON) }}$ represents the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off)
Is (Off) is the source leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}$ (Off)
$\mathrm{I}_{\mathrm{D}}$ (Off) is the drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}(\mathrm{On}), \mathrm{I}_{\mathrm{S}}(\mathbf{O n})$
$\mathrm{I}_{\mathrm{D}}(\mathrm{On})$ and $\mathrm{I}_{\mathrm{S}}(\mathrm{On})$ represent the channel leakage currents with the switch on.
$V_{\text {INL }}$
$V_{\text {INL }}$ is the maximum input voltage for Logic 0 .
$V_{\text {INH }}$
$\mathrm{V}_{\text {INH }}$ is the minimum input voltage for Logic 1.

## Int, $\mathbf{I}_{\text {inh }}$

$\mathrm{I}_{\text {INL }}$ and $\mathrm{I}_{\text {INH }}$ represent the low and high input currents of the digital inputs.
$\mathrm{C}_{\mathrm{D}}$ (Off)
$\mathrm{C}_{\mathrm{D}}$ (Off) represents the off switch drain capacitance, which is measured with reference to ground.

Cs (Off)
$\mathrm{C}_{s}$ (Off) represents the off switch source capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}$ (On), $\mathrm{C}_{\mathrm{s}}(\mathrm{On})$
$C_{D}(\mathrm{On})$ and $C_{S}(\mathrm{On})$ represent the on switch capacitances, which are measured with reference to ground.
$\mathrm{C}_{\text {IN }}$
$\mathrm{C}_{\mathrm{IN}}$ represents digital input capacitance.
ton
ton represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch on condition.
toff
toff represents the delay time between the $50 \%$ and $90 \%$ points of the digital input and switch off condition.

## Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

## Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB from its dc value.

## Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental is represented by THD + N.

## AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR measures the ability of the device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of $0.62 \mathrm{~V} \mathrm{p-p}$. The ratio of the amplitude of the signal on the output to the amplitude of the modulation is the ACPSRR (see Figure 19).

## APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5401 high voltage switch allows single-supply operation from 9 V to 40 V and dual-supply operation from $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$. The ADG5401 (as well as other select devices within this family) achieves an 8 kV human body model ESD rating, which provides a robust solution, eliminating the need for separate protection circuitry designs in some applications.

## TRENCH ISOLATION

In the ADG5401, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction-isolated switches, are eliminated, and the result is a latch-up immune switch.
In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. The two transistors form a silicon-controlled rectifier (SCR) type circuit, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up immune switch.


Figure 28. Trench Isolation

## OUTLINE DIMENSIONS



Figure 29. 8-Lead Mini Small Outline Package [MSOP] (RM-8)
Dimensions shown in millimeters


FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO THE EXPOSED PAD, REFER AN THE PIN CONFIGURATION A SECTION OF THIS DATA SHEET.

Figure 30. 8-Lead Lead Frame Chip Scale Package [LFCSP_WD]
$2 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body, Very Very Thin, Dual Lead
(CP-8-4)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| ADG5401BRMZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S2M |
| ADG5401BRMZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Mini Small Outline Package [MSOP] | RM-8 | S2M |
| ADG5401BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP_WD] | CP-8-4 | BR |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

[^1]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

[^2]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

[^3]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

[^4]:    ${ }^{1}$ Overvoltages at the IN, S, and D pins are clamped by internal diodes. Limit current to the maximum ratings given.
    ${ }^{2}$ See Table 5.

