## Data Sheet

## FEATURES

Latch-up proof 8 kV HBM ESD rating Low on resistance (<10 $\Omega$ ) $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$ dual-supply operation 9 V to $\mathbf{4 0} \mathrm{V}$ single-supply operation 48 V supply maximum ratings<br>Fully specified at $\pm 15 \mathrm{~V}, \pm \mathbf{2 0} \mathrm{V},+12 \mathrm{~V}$, and $+\mathbf{3 6} \mathrm{V}$<br>$\mathrm{V}_{\mathrm{ss}}$ to $\mathrm{V}_{\mathrm{DD}}$ analog signal range

## FUNCTIONAL BLOCK DIAGRAM



## APPLICATIONS

## Relay replacement <br> Automatic test equipment <br> Data acquisition <br> Instrumentation <br> Avionics <br> Audio and video switching <br> Communication systems

## GENERAL DESCRIPTION

The ADG5404 is a complementary metal-oxide semiconductor (CMOS) analog multiplexer, comprising four single channels.
The on-resistance profile is very flat over the full analog input range, ensuring excellent linearity and low distortion when switching audio signals.

The ADG5404 is designed on a trench process, which guards against latch-up. A dielectric trench separates the P and N channel transistors, thereby preventing latch-up even under severe overvoltage conditions.

The ADG5404 switches one of four inputs to a common output, D , as determined by the 3-bit binary address lines, $\mathrm{A} 0, \mathrm{~A} 1$, and EN. Logic 0 on the EN pin disables the device. Each switch conducts equally well in both directions when on and has an input signal range that extends to the supplies. In the off condition, signal levels up to the supplies are blocked. All switches exhibit break-before-make switching action.

## PRODUCT HIGHLIGHTS

1. Trench Isolation Guards Against Latch-Up. A dielectric trench separates the P and N channel transistors, thereby preventing latch-up even under severe overvoltage conditions.
2. Low Ron.
3. Dual-Supply Operation. For applications where the analog signal is bipolar, the ADG5404 can be operated from dual supplies of up to $\pm 22 \mathrm{~V}$.
4. Single-Supply Operation. For applications where the analog signal is unipolar, the ADG5404 can be operated from a single-rail power supply of up to 40 V .
5. 3 V logic-compatible digital inputs: $\mathrm{V}_{\mathrm{INH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$.
6. No $\mathrm{V}_{\mathrm{L}}$ logic power supply required.

## TABLE OF CONTENTS

Functional Block Diagram .......................................................... 1
General Description .................................................................... 1
Revision History .......................................................................... 2
Specifications............................................................................... 3
$\pm 15$ V Dual Supply ................................................................... 3
$\pm 20$ V Dual Supply ................................................................... 4
+12 V Single Supply ................................................................ 5
+36 V Single Supply ................................................................. 6
Continuous Current per Channel, S or D ................................ 7
Absolute Maximum Ratings........................................................ 8

## REVISION HISTORY

## 11/2017—Rev. A to Rev. B

Changes to Table 1....................................................................... 3
Changes to Table 2........................................................................ 4
Changes to Table 3....................................................................... 5
Changes to Table 4....................................................................... 6
Changes to Figure 3..................................................................... 9
Updated Outline Dimensions .................................................... 20
Change to Ordering Guide........................................................ 20

## 7/2011—Rev. 0 to Rev. A

Changes to Product Highlights
.. 1
Change to Iss Parameter, Table 2.................................................. 4
Updated Outline Dimensions .................................................... 20

7/2010—Revision 0: Initial Version
ESD Caution .....  8
Pin Configurations and Function Descriptions .....  9
Truth Table .....  9
Typical Performance Characteristics ..... 10
Test Circuits ..... 14
Terminology ..... 17
Trench Isolation. ..... 18
Applications Information ..... 19
Outline Dimensions ..... 20
Ordering Guide ..... 20

ADG5404

## SPECIFICATIONS

$\pm 15$ V DUAL SUPPLY
$\mathrm{V}_{\mathrm{DD}}=15 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-15 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 1.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On-Resistance Match Between Channels, $\Delta$ Ron <br> On-Resistance Flatness, Rflat(oN) | $\begin{aligned} & 9.8 \\ & 11 \\ & 0.35 \\ & 0.7 \\ & 1.2 \\ & 1.6 \end{aligned}$ | 14 <br> 0.9 <br> 2 | $V_{D D}$ to $V_{S S}$ <br> 16 <br> 1.1 <br> 2.2 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & V_{S}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \text {; see Figure } 23 \\ & \mathrm{~V}_{\mathrm{DD}}=+13.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-13.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \end{aligned}$ $\mathrm{V}_{\mathrm{s}}= \pm 10 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, $I_{D}$ (Off) <br> Channel On Leakage, $\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{s}}(\mathrm{On})$ | $\begin{aligned} & \pm 0.05 \\ & \pm 0.25 \\ & \pm 0.1 \\ & \pm 0.4 \\ & \pm 0.1 \\ & \pm 0.4 \end{aligned}$ | $\pm 0.75$ $\pm 2$ $\pm 2$ | $\pm 6$ <br> $\pm 16$ $\pm 16$ | nA typ <br> nA max <br> nA typ <br> nA max <br> nA typ <br> nA max | $\begin{aligned} & V_{D D}=+16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V} \text {; see Figure } 24 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{S}}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 10 \mathrm{~V} \text {; see Figure } 24 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 10 \mathrm{~V} \text {; see Figure } 25 \end{aligned}$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\mathrm{INH}}$ Input Low Voltage, $\mathrm{V}_{\mathrm{INL}}$ Input Current, $\mathrm{l}_{\mathrm{INL}}$ or $\mathrm{l}_{\mathrm{INH}}$ <br> Digital Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & 0.002 \\ & 5 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 0.1 \end{aligned}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{GND}}$ or $\mathrm{V}_{\mathrm{DD}}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> Transition Time, ttransition <br> ton (EN) <br> toff (EN) <br> Break-Before-Make Time Delay, to <br> Charge Injection, Qins <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Total Harmonic Distortion + Noise <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{\mathrm{s}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}(\mathrm{On})$ | $\begin{aligned} & 187 \\ & 242 \\ & 160 \\ & 204 \\ & 125 \\ & 145 \\ & 45 \\ & \\ & 220 \\ & -78 \\ & \\ & -58 \\ & 0.009 \\ & \\ & 53 \\ & -0.7 \\ & 19 \\ & 92 \\ & 132 \\ & \hline \end{aligned}$ | $\begin{aligned} & 285 \\ & 247 \\ & 168 \end{aligned}$ | $\begin{aligned} & 330 \\ & 278 \\ & 183 \\ & 12 \end{aligned}$ | ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns max <br> ns typ <br> ns min <br> pC typ <br> dB typ <br> dB typ <br> \% typ <br> MHz typ <br> dB typ <br> pF typ <br> pF typ <br> pF typ | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} ; \text { see Figure } 30 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} \text {; see Figure } 32 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=10 \mathrm{~V} ; \text { see Figure } 32 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S} 2}=10 \mathrm{~V} \text {; see Figure } 31 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} \text {; see Figure } 33 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz} \text {; see } \\ & \text { Figure } 26 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, C_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 28 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, 15 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} ; \\ & \mathrm{see} \text { Figure } 29 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { see Figure } 27 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, C_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 27 \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS <br> ldD <br> Iss <br> $V_{D D} / V_{S S}$ | $\begin{aligned} & 45 \\ & 55 \\ & 0.001 \end{aligned}$ |  | $70$ <br> 1 $\pm 9 / \pm 22$ | $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $\mu \mathrm{A}$ typ $\mu \mathrm{A}$ max $V$ min/max | $\mathrm{V}_{\mathrm{DD}}=+16.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-16.5 \mathrm{~V}$ <br> Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ <br> Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ $\mathrm{GND}=0 \mathrm{~V}$ |

${ }^{1}$ Guaranteed by design; not subject to production test.

## ADG5404

## 土20 V DUAL SUPPLY

$\mathrm{V}_{\mathrm{DD}}=20 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=-20 \mathrm{~V} \pm 10 \%, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On-Resistance Match Between Channels, $\Delta$ Ron <br> On-Resistance Flatness, Rflation) | $\begin{aligned} & 9 \\ & 10 \\ & 0.35 \\ & \\ & 0.7 \\ & 1.5 \\ & 1.8 \\ & \hline \end{aligned}$ | 13 0.9 2.2 | $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{SS}}$ <br> 15 <br> 1.1 <br> 2.5 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & V_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \text {; see Figure } 23 \\ & \mathrm{~V}_{\mathrm{DD}}=+18 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-18 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{S}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{s}}= \pm 15 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, $I_{0}$ (Off) <br> Channel On Leakage, I I I, Is (On) | $\begin{aligned} & \pm 0.05 \\ & \pm 0.25 \\ & \pm 0.1 \\ & \pm 0.4 \\ & \pm 0.1 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 0.75 \\ & \pm 2 \\ & \pm 2 \end{aligned}$ | $\pm 6$ $\pm 16$ $\pm 16$ | nA typ <br> nA max nA typ <br> nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V} \text {; see Figure } 24 \\ & \mathrm{~V}_{\mathrm{S}}= \pm 15 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=\mp 15 \mathrm{~V} \text {; see Figure } 24 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}= \pm 15 \mathrm{~V} \text {; see Figure } 25 \end{aligned}$ |
| DIGITAL INPUTS Input High Voltage, $\mathrm{V}_{\mathrm{NH}}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current, $\mathrm{l}_{\text {INL }}$ or $\mathrm{I}_{\mathrm{INH}}$ Digital Input Capacitance, $\mathrm{C}_{\mathrm{IN}}$ | $\begin{aligned} & 0.002 \\ & 5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 0.1 \end{aligned}$ | $\vee$ min <br> $V$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {DD }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> Transition Time, ttransition $^{\text {a }}$ <br> ton (EN) <br> toff (EN) <br> Break-Before-Make Time Delay, to <br> Charge Injection, Qinj <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Total Harmonic Distortion + Noise <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{\mathrm{s}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}(\mathrm{On})$ | 175 224 148 185 120 142 40 290 -78 -58 0.008 54 -0.6 18 88 129 | $\begin{aligned} & 262 \\ & 222 \\ & 159 \end{aligned}$ | $\begin{aligned} & 301 \\ & 250 \\ & 173 \\ & 10 \end{aligned}$ | ns typ ns max ns typ ns max ns typ ns max ns typ ns min pC typ dB typ <br> dB typ <br> \% typ <br> MHz typ <br> dB typ <br> pF typ <br> pF typ <br> pF typ |  |
| POWER REQUIREMENTS <br> lod Iss $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$ | $\begin{aligned} & 50 \\ & 70 \\ & 0.001 \end{aligned}$ |  | $\begin{aligned} & 110 \\ & 1 \\ & \pm 9 / \pm 22 \end{aligned}$ | $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $\mu \mathrm{A}$ typ <br> $\mu \mathrm{A}$ max <br> $V$ min/max | $\mathrm{V}_{\mathrm{DD}}=+22 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=-22 \mathrm{~V}$ <br> Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ <br> Digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ $\mathrm{GND}=0 \mathrm{~V}$ |

[^0]ADG5404

## +12 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 3.


[^1]
## ADG5404

## +36 V SINGLE SUPPLY

$\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{Ss}}=0 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 4.

| Parameter | $25^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH <br> Analog Signal Range <br> On Resistance, Ron <br> On-Resistance Match Between Channels, $\Delta$ Ron <br> On-Resistance Flatness, Relation) | $\begin{aligned} & 10.6 \\ & 12 \\ & 0.35 \\ & 0.7 \\ & 2.7 \\ & 3.2 \end{aligned}$ | 15 <br> 0.9 <br> 3.8 | 0 V to $\mathrm{V}_{\mathrm{DD}}$ <br> 17 <br> 1.1 <br> 4.5 | V <br> $\Omega$ typ <br> $\Omega$ max <br> $\Omega \operatorname{typ}$ <br> $\Omega$ max <br> $\Omega$ typ <br> $\Omega$ max | $\begin{aligned} & \mathrm{V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \text {; see Figure } 23 \\ & \mathrm{~V}_{\mathrm{DD}}=32.4 \mathrm{~V}, \mathrm{~V} \mathrm{SS}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{s}}=0 \mathrm{~V} \text { to } 30 \mathrm{~V}, \mathrm{I}_{\mathrm{s}}=-10 \mathrm{~mA} \end{aligned}$ |
| LEAKAGE CURRENTS <br> Source Off Leakage, Is (Off) <br> Drain Off Leakage, lo (Off) <br> Channel On Leakage, $\mathrm{I}_{\mathrm{o}}$ I (On) | $\begin{aligned} & \pm 0.05 \\ & \pm 0.25 \\ & \pm 0.1 \\ & \pm 0.4 \\ & \pm 0.1 \\ & \pm 0.4 \end{aligned}$ | $\begin{aligned} & \pm 0.75 \\ & \pm 2 \\ & \pm 2 \end{aligned}$ | $\pm 6$ <br> $\pm 16$ <br> $\pm 16$ | nA typ nA max nA typ nA max nA typ nA max | $\begin{aligned} & \mathrm{V}_{\mathrm{D}}=39.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} / 1 \mathrm{~V} \text {; see Figure } 24 \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V} / 30 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}}=30 \mathrm{~V} / 1 \mathrm{~V} \text {; see Figure } 24 \\ & \mathrm{~V}_{\mathrm{S}}=\mathrm{V}_{\mathrm{D}}=1 \mathrm{~V} / 30 \mathrm{~V} \text {; see Figure } 25 \end{aligned}$ |
| DIGITAL INPUTS <br> Input High Voltage, $\mathrm{V}_{\mathrm{NH}}$ Input Low Voltage, $\mathrm{V}_{\text {INL }}$ Input Current, lind or linh <br> Digital Input Capacitance, $\mathrm{C}_{\mathrm{I}}$ | $\begin{aligned} & 0.002 \\ & 5 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 0.8 \\ & \pm 0.1 \end{aligned}$ | $\vee$ min <br> $\checkmark$ max <br> $\mu A$ typ <br> $\mu \mathrm{A}$ max <br> pF typ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {GND }}$ or $\mathrm{V}_{\text {dD }}$ |
| DYNAMIC CHARACTERISTICS ${ }^{1}$ <br> Transition Time, ttransition <br> ton (EN) <br> toff (EN) <br> Break-Before-Make Time Delay, to <br> Charge Injection, Qins <br> Off Isolation <br> Channel-to-Channel Crosstalk <br> Total Harmonic Distortion + Noise <br> -3 dB Bandwidth <br> Insertion Loss <br> $\mathrm{C}_{\mathrm{s}}$ (Off) <br> $C_{D}$ (Off) <br> $\mathrm{C}_{\mathrm{D}}, \mathrm{C}_{\mathrm{s}}$ (On) | $\begin{aligned} & 196 \\ & 256 \\ & 170 \\ & 214 \\ & 130 \\ & 172 \\ & 52 \\ & \\ & 280 \\ & -78 \\ & -58 \\ & 0.03 \\ & 47 \\ & -0.85 \\ & 18 \\ & 89 \\ & 128 \end{aligned}$ | $\begin{aligned} & 276 \\ & 247 \\ & 167 \end{aligned}$ | $\begin{aligned} & 314 \\ & 273 \\ & 176 \\ & 13 \end{aligned}$ | ns typ ns max ns typ ns max ns typ ns max ns typ ns min pC typ dB typ dB typ \% typ <br> MHz typ dB typ pF typ pF typ pF typ | $\begin{aligned} & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} ; \text { see Figure } 30 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} ; \text { see Figure } 32 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V} ; \text { see Figure } 32 \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \\ & \mathrm{~V}_{\mathrm{S} 1}=\mathrm{V}_{\mathrm{S}}=18 \mathrm{~V} ; \text { see Figure } 31 \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{R}_{\mathrm{S}}=0 \Omega, \mathrm{C}_{\mathrm{L}}=1 \mathrm{nF} ; \text { see Figure } 33 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 26 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 28 \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, 18 \mathrm{~V} \mathrm{p}-\mathrm{p}, \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz} ; \\ & \text { see Figure } 29 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF} ; \text { see Figure } 27 \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=5 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz} \text {; see Figure } 27 \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \\ & \mathrm{~V}_{\mathrm{S}}=18 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |
| POWER REQUIREMENTS <br> ldo $V_{D D}$ | $\begin{aligned} & 80 \\ & 100 \end{aligned}$ |  | $\begin{aligned} & 130 \\ & 9 / 40 \\ & \hline \end{aligned}$ | $\mu A$ typ <br> $\mu \mathrm{A}$ max <br> $V$ min/max | $\begin{aligned} & \mathrm{V} \mathrm{DD}=39.6 \mathrm{~V} \\ & \text { Digital inputs }=0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{DD}} \\ & \\ & \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V} \end{aligned}$ |

[^2]
## CONTINUOUS CURRENT PER CHANNEL, S OR D

Table 5.

| Parameter | $25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CONTINUOUS CURRENT, S OR D |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-15 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 165 | 96 | 49 | mA max |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 290 | 141 | 57 | mA max |
| $\mathrm{V}_{\mathrm{DD}}=+20 \mathrm{~V}, \mathrm{~V}_{\text {SS }}=-20 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 176 | 101 | 51 | mA max |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 282 | 146 | 58 | mA max |
| $\mathrm{V}_{\mathrm{DD}}=12 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\text {JA }}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 114 | 72 | 42 | mA max |
| LFCSP ( $\theta_{\text {JA }}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 203 | 112 | 53 | mA max |
| $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}, \mathrm{~V}_{S S}=0 \mathrm{~V}$ |  |  |  |  |
| TSSOP ( $\theta_{\mathrm{JA}}=112.6^{\circ} \mathrm{C} / \mathrm{W}$ ) | 149 | 89 | 48 | mA max |
| LFCSP ( $\theta_{\mathrm{JA}}=30.4^{\circ} \mathrm{C} / \mathrm{W}$ ) | 263 | 133 | 56 | mA max |

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 6.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\text {S }}$ | 48 V |
| $V_{\text {DD }}$ to GND | -0.3 V to +48 V |
| $V_{\text {ss }}$ to GND | +0.3 V to -48 V |
| Analog Inputs ${ }^{1}$ | $V_{S S}-0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V} \text { or }$ 30 mA , whichever occurs first |
| Digital Inputs ${ }^{1}$ | $\mathrm{V}_{S S}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ or 30 mA , whichever occurs first |
| Peak Current, Sx or D Pins | 515 mA (pulsed at 1 ms , 10\% duty cycle maximum) |
| Continuous Current, S or D ${ }^{2}$ | Data + 15\% |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| Thermal Impedance, $\theta_{\text {JA }}$ |  |
| 16-Lead TSSOP, $\theta_{\mathrm{JA}}$ Thermal Impedance (4-Layer Board) | $112.6^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead LFCSP, $\theta_{\mathrm{JA}}$ Thermal Impedance (4-Layer Board) | $30.4{ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature, Pb Free | $260(+0 /-5)^{\circ} \mathrm{C}$ |

[^3]Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Only one absolute maximum rating can be applied at any one time.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 2. TSSOP Pin Configuration


NOTES

1. NC = NO CONNECT.
2. EXPOSED PAD TIED TO SUBSTRATE, $\mathrm{v}_{\text {Ss }}$. वृ

Figure 3. LFCSP Pin Configuration

Table 7. Pin Function Descriptions

| Pin No. |  |  |  |
| :--- | :--- | :--- | :--- |
| TSSOP | LFCSP |  | Description |
| 1 | 15 | A0 | Logic Control Input. <br> 2 |
|  | 16 | Active High Digital Input. When this pin is low, the device is disabled and all switches are off. |  |
| When this pin is high, the Ax logic inputs determine the on switches. |  |  |  |
| 3 | 1 | V | Most Negative Power Supply Potential. |
| 4 | 3 | S1 | Source Terminal. Can be an input or an output. |
| 5 | 4 | S2 | Source Terminal. Can be an input or an output. |
| 6 | 6 | D | Drain Terminal. Can be an input or an output. |
| 7 to 9 | $2,5,7,8,13$ | NC | No Connection. |
| 10 | 9 | S4 | Source Terminal. Can be an input or an output. |
| 11 | 10 | S3 | Source Terminal. Can be an input or an output. |
| 12 | 11 | Vod | Most Positive Power Supply Potential. |
| 13 | 12 | GND | Ground (0 V) Reference. |
| 14 | 14 | A1 | Logic Control Input. |
|  | EP | Exposed Pad | The exposed pad is connected internally. For increased reliability of the solder joints and |
|  |  |  |  |

TRUTH TABLE
Table 8.

| EN | A1 | A0 | S1 | S2 | S3 | S4 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $X^{1}$ | $X^{1}$ | Off | Off | Off | Off |
| 1 | 0 | 1 | On | Off | Off | Off |
| 1 | 0 | 0 | Off | On | Off | Off |
| 1 | 1 | 1 | Off | Off | On | Off |
| 1 | 1 | Off | Off | On |  |  |

${ }^{1} \mathrm{X}=$ don't care.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Ron as a Function of $V_{D}\left(V_{S}\right)$, Dual Supply


Figure 5. Ron as a Function of $V_{D}\left(V_{S}\right)$, Dual Supply


Figure 6. Ron as a Function of $V_{D}\left(V_{s}\right)$, Single Supply


Figure 7. Ros as a Function of $V_{D}\left(V_{S}\right)$, Single Supply


Figure 8. Ron as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, $\pm 15$ V Dual Supply


Figure 9. Ron as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, $\pm 20$ V Dual Supply


Figure 10. Ron as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, 12 V Single Supply


Figure 11. Ron as a Function of $V_{D}\left(V_{S}\right)$ for Different Temperatures, 36 V Single Supply


Figure 12. Leakage Currents vs. Temperature, $\pm 15$ V Dual Supply


Figure 13. Leakage Currents vs. Temperature, $\pm 20$ V Dual Supply


Figure 14. Leakage Currents vs. Temperature, 12 V Single Supply


Figure 15. Leakage Currents vs. Temperature, 36 V Single Supply


Figure 16. Off Isolation vs. Frequency, $\pm 15$ V Dual Supply


Figure 17. Crosstalk vs. Frequency, $\pm 15$ V Dual Supply


Figure 18. On Response vs. Frequency, $\pm 15$ V Dual Supply


Figure 19. Charge Injection vs. Source Voltage


Figure 20. Transition Time vs. Temperature


Figure 21. ACPSRR vs. Frequency, $\pm 15$ V Dual Supply


Figure 22. THD $+N$ vs. Frequency, $\pm 15$ V Dual Supply

## TEST CIRCUITS



Figure 23. On Resistance


Figure 24. Off Leakage


Figure 25. On Leakage


Figure 26. Off Isolation


Figure 27. Bandwidth


CHANNEL-TO-CHANNEL CROSSTALK $=20 \log \frac{\mathrm{~V}_{\text {OUT }}}{\mathrm{v}_{\mathbf{S}}}$
Figure 28. Channel-to-Channel Crosstalk


Figure 29. THD + Noise


Figure 31. Break-Before-Make Time Delay


Figure 32. Enable-to-Output Switching Delay


Figure 33. Charge Injection

## TERMINOLOGY

$I_{D D}$
The positive supply current.
Iss
The negative supply current.
$V_{D}\left(V_{s}\right)$
The analog voltage on Terminal D and Terminal S .
$\mathbf{R}_{\text {ON }}$
The ohmic resistance between Terminal D and Terminal S.
$\mathbf{R}_{\text {flat(ON) }}$
Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range.
$I_{s}$ (Off)
The source leakage current with the switch off.

## $I_{D}$ (Off)

The drain leakage current with the switch off.
$\mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{S}}$ (On)
The channel leakage current with the switch on.
$V_{\text {INL }}$
The maximum input voltage for Logic 0 .
$V_{\text {INH }}$
The minimum input voltage for Logic 1.
$\mathrm{I}_{\text {INL }}\left(\mathrm{I}_{\text {INH }}\right)$
The input current of the digital input.
Cs (Off)
The off switch source capacitance, which is measured with reference to ground.
$\mathrm{C}_{\mathrm{D}}$ (Off)
The off switch drain capacitance, which is measured with reference to ground.
$C_{D}, C_{s}(O n)$
The on switch capacitance, which is measured with reference to ground.
$\mathrm{C}_{\text {IN }}$
The digital input capacitance.
$\mathbf{t}_{\text {TRANSItion }}$
The delay time between the $50 \%$ and $90 \%$ points of the digital input and switch-on condition when switching from one address state to another.
$t_{\text {ON }}$ (EN)
The delay between applying the digital control input and the output switching on. See Figure 32.
toff (EN)
The delay between applying the digital control input and the output switching off.

## Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

## Off Isolation

A measure of unwanted signal coupling through an off switch.

## Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

## Bandwidth

The frequency at which the output is attenuated by 3 dB .

## On Response

The frequency response of the on switch.

## Insertion Loss

The loss due to the on resistance of the switch.
THD + N
The ratio of the harmonic amplitude plus noise of the signal to the fundamental.

## ACPSRR (AC Power Supply Rejection Ratio)

The ratio of the amplitude of signal on the output to the amplitude of the modulation. This is a measure of the part's ability to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p.

## TRENCH ISOLATION

In the ADG5404, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction-isolated switches, are eliminated, and the result is a completely latch-up proof switch.
In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon-controlled rectifier (SCR) type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.


Figure 34. Trench Isolation

## APPLICATIONS INFORMATION

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5404 high voltage multiplexer allows
single-supply operation from 9 V to 40 V and dual-supply operation from $\pm 9 \mathrm{~V}$ to $\pm 22 \mathrm{~V}$. The ADG5404, as well as three other ADG54xx family members, ADG5412/ADG5413 and ADG5436, achieve an 8 kV human body model ESD rating that provides a robust solution and eliminates the need for separate protection circuitry designs in some applications.

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB-1
Figure 35. 14-Lead Thin Shrink Small Outline Package [TSSOP] ( $R U-14$ )
Dimensions shown in millimeters


COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.
Figure 36. 16-Lead Lead Frame Chip Scale Package [LFCSP]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body and 0.75 mm Package Height (CP-16-17)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADG5404BRUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $14-$ Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG5404BRUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14-Lead Thin Shrink Small Outline Package [TSSOP] | RU-14 |
| ADG5404BCPZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $16-$ Lead Lead Frame Chip Scale Package [LFCSP] | CP-16-17 |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ Guaranteed by design; not subject to production test

[^1]:    ${ }^{1}$ Guaranteed by design; not subject to production test.

[^2]:    ${ }^{1}$ Guaranteed by design; not subject to production test

[^3]:    ${ }^{1}$ Overvoltages at the Sx and D pins are clamped by internal diodes. Limit current to the maximum ratings given.
    ${ }^{2}$ See Table 5.

