## FEATURES

Four 8-bit DACs in one package<br>+3 V, +5 V, and $\pm 5$ V operation<br>Rail-to-rail REF input to voltage output swing 2.6 MHz reference multiplying bandwidth Internal power-on reset<br>SPI serial interface-compatible-AD7304<br>Fast parallel interface-AD7305<br>$40 \mu \mathrm{~A}$ power shutdown

## APPLICATIONS

Automotive output span voltage
Instrumentation, digitally controlled calibration
Pin-compatible AD7226 replacement when VDD $<5.5 \mathrm{~V}$

## GENERAL DESCRIPTION

The AD7304/AD7305 ${ }^{1}$ are quad, 8 -bit DACs that operate from a single +3 V to +5 V supply, or $\pm 5 \mathrm{~V}$ supplies. The AD7304 has a serial interface, while the AD7305 has a parallel interface. Internal precision buffers swing rail-to-rail. The reference input range includes both supply rails, allowing for positive or negative full-scale output voltages. Operation is guaranteed over the supply voltage range of 2.7 V to 5.5 V , consuming less than 9 mW from a 3 V supply.

The full-scale voltage output is determined by the external reference input voltage applied. The rail-to-rail $V_{\text {ref }}$ input to DAC Vout allows for a full-scale voltage set equal to the positive supply, $V_{\text {DD }}$, the negative supply, $\mathrm{V}_{\mathrm{ss}}$, or any value in between.

The AD7304's doubled-buffered serial data interface offers high speed, 3 -wire, $\mathrm{SPI}^{\circ}$-, and microcontroller-compatible inputs using data in (SDI), clock (CLK), and chip select ( $\overline{\mathrm{CS}}$ ) pins. Additionally, an internal power-on reset sets the output to zero scale.

The parallel input AD7305 uses a standard address decode along with the $\overline{\mathrm{WR}}$ control line to load data into the input registers.

The double-buffered architecture allows all four input registers to be preloaded with new values, followed by an $\overline{\mathrm{LDAC}}$ control strobe that copies all the new data into the DAC registers, thereby updating the analog output values.

[^0]
## Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS


When operating from less than 5.5 V , the AD7305 is pin-compatible with the popular industry-standard AD7226.

An internal power-on reset places both parts in the zero-scale state at turn-on. A $40 \mu \mathrm{~A}$ power shutdown (SHDN) feature is activated on both parts by three-stating the SDI/SHDN pin on the AD7304 and three-stating the A0/SHDN address pin on the AD7305.

The AD7304/AD7305 are specified over the extended industrial $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ and the automotive $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature ranges. AD7304s are available in a wide-body 16 -lead SOIC ( $\mathrm{R}-16$ ) package. The parallel input AD7305 is available in the wide-body 20-lead SOIC (R-20) surface-mount package. For ultracompact applications, the thin 1.1 mm , 16-lead TSSOP (RU-16) package is available for the AD7304, while the 20-lead TSSOP (RU-20) houses the AD7305.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.

## AD7304/AD7305

## TABLE OF CONTENTS

Specifications. ..... 3
Timing Specifications ..... 4
Absolute Maximum Ratings. ..... 5
ESD Caution ..... 5
Pin Configurations and Function Descriptions ..... 8
Typical Performance Characteristics ..... 10
Circuit Operation ..... 14
DAC Section ..... 14
AD7304 Serial Data Interface ..... 15
AD7304 Hardware Shutdown SHDN ..... 15
Revision History
11/04—Data Sheet Changed from Rev. B to Rev. C
Update Format ..... Universal
Update Features ..... 1
Changes to Figure 35 ..... 15
Add Power-Up Sequence ..... 15
Changes to Figure 36 ..... 16
Change to Figure 37 ..... 16
Updated Outline Dimensions ..... 18
2/04—Data Sheet Changed from Rev. A to Rev. B
Renumber TPCs and Figures ..... Universal
Deleted N-16 and N-20 packages Universal
Changes to Absolute Maximum Ratings .....  3
Changes to Ordering Guide ..... 4
Updated Outline Dimensions. ..... 14

3/98-Changed from Rev. 0 to Rev. A
2/98-Revision 0: Initial Version

## SPECIFICATIONS

$@ V_{\mathrm{DD}}=3 \mathrm{~V}$ or 5 V , $\mathrm{V}_{\mathrm{SS}}=0 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{DD}},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.

| Parameter | Symbol | Condition | $3 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $\pm 5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE <br> Resolution ${ }^{1}$ <br> Integral Nonlinearity ${ }^{2}$ <br> Differential Nonlinearity <br> Zero-Scale Error <br> Full-Scale Voltage Error <br> Full-Scale Temperature Coefficient ${ }^{3}$ | N <br> INL <br> DNL <br> $V_{\text {ZSE }}$ <br> $V_{\text {FSE }}$ <br> $\mathrm{TCV}_{\mathrm{FS}}$ | Monotonic, all codes 0 to 0xFF <br> Data $=0 \times 00$ <br> Data $=0 \times F F$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 \\ & 15 \\ & \pm 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 \\ & 15 \\ & \pm 4 \\ & 5 \end{aligned}$ | $\begin{aligned} & 8 \\ & \pm 1 \\ & \pm 1 \\ & \pm 15 \\ & \pm 4 \\ & 5 \end{aligned}$ | Bits <br> LSB max <br> LSB max <br> mV max <br> LSB max <br> ppm $/{ }^{\circ} \mathrm{C}$ typ ${ }^{4}$ |
| REFERENCE INPUT <br> $V_{\text {Refin }}$ Range <br> Input Resistance (AD7304) <br> Input Resistance (AD7305) <br> Input Capacitance ${ }^{3}$ | $V_{\text {REFIN }}$ <br> $\mathrm{R}_{\text {Refin }}$ <br> Rrefin <br> Crefin | $\begin{aligned} & \text { Code }=0 \times 55 \\ & \text { All DACs at code }=0 \times 55 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} / V_{\mathrm{DD}} \\ & 28 \\ & 7.5 \\ & 5 \end{aligned}$ | $\begin{aligned} & V_{S S} / V_{\mathrm{DD}} \\ & 28 \\ & 7.5 \\ & 5 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} / \mathrm{V}_{\mathrm{DD}} \\ & 28 \\ & 7.5 \\ & 5 \end{aligned}$ | V min/max <br> k $\Omega$ typ <br> k $\Omega$ typ <br> pF typ |
| ANALOG OUTPUTS <br> Output Voltage Range <br> Output Current Drive <br> Shutdown Resistance <br> Capacitive Load ${ }^{3}$ | Vout <br> lout <br> Rout <br> $\mathrm{C}_{\mathrm{L}}$ | Code $=0 \times 80, \Delta$ Vout $<1$ LSB <br> DAC outputs placed in shutdown state <br> No oscillation | $\begin{aligned} & \mathrm{V}_{S S} / V_{\mathrm{DD}} \\ & \pm 3 \\ & 120 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SS}} / \mathrm{V}_{\mathrm{DD}} \\ & \pm 3 \\ & 120 \\ & \\ & 200 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{S S} / \mathrm{V}_{\mathrm{DD}} \\ & \pm 3 \\ & 120 \\ & \\ & 200 \end{aligned}$ | V min/max <br> mA typ <br> k $\Omega$ typ <br> pF typ |
| LOGIC INPUTS <br> Logic Input Low Voltage Logic Input High Voltage Input Leakage Current ${ }^{5}$ Input Capacitance ${ }^{3}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 2.1 \\ & \pm 10 \\ & 8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 10 \\ & 8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 2.4 \\ & \pm 10 \\ & 8 \end{aligned}$ | $V$ min <br> $V$ max <br> $\mu \mathrm{A}$ max <br> pF max |
| AC CHARACTERISTICS ${ }^{3}$ <br> Output Slew Rate Reference Multiplying Total Harmonic Distortion Settling Time ${ }^{6}$ Shutdown Recovery Time Time to Shutdown DAC Glitch Digital Feedthrough Feedthrough | SR <br> BW <br> THD <br> ts <br> tsDR <br> $\mathrm{t}_{\text {SDN }}$ <br> Q <br> Q <br> $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {REF }}$ | Code $=0 \times 00$ to $0 \times F F$ to $0 \times 00$ <br> Small signal, $\mathrm{V}_{s s}=-5 \mathrm{~V}$ $V_{\text {REF }}=4 \mathrm{~V} p-\mathrm{p}, \mathrm{~V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$ <br> To $\pm 0.1 \%$ of full scale <br> To $\pm 0.1 \%$ of full scale $\text { Code }=0 \times 00, V_{\text {REF }}=1 \mathrm{~V} p-\mathrm{p}, \mathrm{f}=100 \mathrm{kHz}$ | $\begin{aligned} & 1 / 2.7 \\ & \\ & 1.1 / 2 \\ & 2 \\ & 15 \\ & 15 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 / 3.6 \\ & \\ & 1.0 / 2 \\ & 2 \\ & 15 \\ & 15 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1.0 / 3.6 \\ & 2.6 \\ & 0.025 \\ & 1.0 / 2 \\ & 2 \\ & 15 \\ & 15 \\ & 2 \\ & -65 \end{aligned}$ | V/ $\mu \mathrm{s}$ min/typ <br> MHz typ <br> \% <br> $\mu \mathrm{s}$ typ/max <br> $\mu \mathrm{s}$ max <br> $\mu \mathrm{styp}$ <br> nVs typ <br> nVs typ <br> dB |
| SUPPLY CHARACTERISTICS <br> Positive Supply Current <br> Negative Supply Current <br> Power Dissipation <br> Power Down <br> Power Supply Sensitivity | $\begin{aligned} & \mathrm{I}_{\mathrm{DD}} \\ & \mathrm{I}_{\mathrm{SS}} \\ & \mathrm{P}_{\mathrm{DISS}} \\ & \mathrm{I}_{\mathrm{DD} \text { _SD }} \\ & \text { PSS } \end{aligned}$ | $\mathrm{V}_{\text {LOGIC }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$, no load $V_{s s}=-5 \mathrm{~V}$ <br> $V_{\text {LOGIC }}=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$, no load SDI/SHDN = floating $\Delta V_{D D}= \pm 10 \%$ | 6 15 40 0.004 | $\begin{aligned} & 6 \\ & 30 \\ & 30 \\ & 0.004 \end{aligned}$ | 6 <br> 6 <br> 60 <br> 40 <br> 0.004 | mA max <br> mA max <br> mW max <br> $\mu \mathrm{A}$ typ <br> \%/\% |

${ }^{1}$ One LSB $=V_{\text {Ref }} / 256$.
${ }^{2}$ The first three codes ( $0 \times 00,0 \times 01,0 \times 10$ ) are excluded from the integral nonlinearity error measurement in single-supply operation 3 V or 5 V .
${ }^{3}$ These parameters are guaranteed by design and not subject to production testing.
${ }^{4}$ Typical specifications represent average readings measured at $25^{\circ} \mathrm{C}$.
${ }^{5}$ The SDI/SHDN and A0/SHDN pins have a $30 \mu \mathrm{~A}$ maximum $I_{\|}$input leakage current.
${ }^{6}$ The settling time specification does not apply for negative going transitions within the last three LSBs of ground in single-supply operation.

## AD7304/AD7305



Figure 3. Rail-to-Rail Reference Input to Output at 20 kHz
TIMING SPECIFICATIONS
$@ V_{D D}=3 \mathrm{~V}$ or 5 V , $\mathrm{V}_{\text {SS }}=0 \mathrm{~V}$; or $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{SS}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}} \leq \mathrm{V}_{\mathrm{REF}} \leq \mathrm{V}_{\mathrm{DD}},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C} /+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 2.

| Parameter | Symbol | $3 \mathrm{~V} \pm 10 \%$ | $5 \mathrm{~V} \pm 10 \%$ | $\pm 5 \mathrm{~V} \pm 10 \%$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| INTERFACE TIMING SPECIFICATIONS ${ }^{1,2}$ AD7304 Only |  |  |  |  |  |
|  |  |  |  |  |  |
| Clock Width High | ${ }_{\text {t }}^{\text {ch }}$ | 70 | 55 | 55 | $n s$ min |
| Clock Width Low | tcı | 70 | 55 | 55 | $n \mathrm{nmin}$ |
| Data Setup | tbs | 50 | 40 | 40 | $n \mathrm{nmin}$ |
| Data Hold | toh | 30 | 20 | 20 | $n s$ min |
| Load Pulse Width | tıow | 70 | 60 | 60 | ns min |
| Load Setup | $\mathrm{t}_{\text {LD } 1}$ | 40 | 30 | 30 | ns min |
| Load Hold | tLD2 | 40 | 30 | 30 | $n s$ min |
| Clear Pulse Width | tclwr | 60 | 60 | 60 | ns min |
| Select | tcss | 30 | 20 | 20 | ns min |
| Deselect | $\mathrm{t}_{\text {cs }}$ | 60 | 40 | 40 | $n \mathrm{mmin}$ |
| AD7305 Only |  |  |  |  |  |
| Data Setup | tos | 60 | 40 | 40 | $n \mathrm{nsm}$ |
| Data Hold | $\mathrm{t}_{\mathrm{DH}}$ | 30 | 20 | 20 | ns min |
| Address Setup | $\mathrm{t}_{\text {AS }}$ | 60 | 40 | 40 | $n s$ min |
| Address Hold | $\mathrm{taH}_{\text {A }}$ | 30 | 20 | 20 | $n \mathrm{nmin}$ |
| Write Width | twr | 60 | 50 | 50 | $n \mathrm{nmin}$ |
| Load Pulse Width | tıow | 60 | 50 | 50 | $n s$ min |
| Load Setup | tis | 60 | 40 | 40 | ns min |
| Load Hold | tLㄴ | 30 | 20 | 20 | $n s$ min |

[^1]
## ABSOLUTE MAXIMUM RATINGS

Table 3.

| Parameter | Rating |
| :---: | :---: |
| $\mathrm{V}_{\text {D }}$ to GND | -0.3 V, +8V |
| $V_{\text {ss }}$ to GND | +0.3 V, -8 V |
| $V_{\text {Refx }}$ to GND | $\mathrm{V}_{5 S}, \mathrm{~V}_{\text {D }}$ |
| Logic Inputs to GND | $-0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Voutx to GND | $-0.3 \mathrm{~V}, \mathrm{~V} D+0.3 \mathrm{~V}$ |
| lout Short-Circuit to GND | 50 mA |
| Package Power Dissipation | $\left(\mathrm{T}_{\text {max }}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\text {JA }}$ |
| Thermal Resistance $\theta_{\mathrm{JA}}$ |  |
| 16-Lead SOIC Package (R-16) | $73^{\circ} \mathrm{C} / \mathrm{W}$ |
| 16-Lead TSSOP Package (RU-16) | $180^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead SOIC Package (R-20) | $74^{\circ} \mathrm{C} / \mathrm{W}$ |
| 20-Lead TSSOP Package (RU-20) | $155^{\circ} \mathrm{C} / \mathrm{W}$ |
| Maximum Junction Temperature ( $\mathrm{T}_{\text {max }}$ ) | $150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature |  |
| R-16, R-20, RU-16, RU-20 (Vapor Phase, 60 sec ) | $235^{\circ} \mathrm{C}$ |
| R-16, R-20, RU-16, RU-20 (Infrared, 15 sec ) | $220^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## AD7304/AD7305



Table 4. AD7304 Control Logic Truth Table

| $\overline{\text { CS }}^{1}$ | CLK $^{1}$ | $\overline{\text { LDAC }}$ | $\overline{\text { CLR }}^{1}$ | Serial Shift Register Function | Input REG Function | DAC Register Function |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| H | X | H | H | No effect | No effect | No effect |
| L | $\uparrow+$ | H | H | Data advanced 1 bit | No effect | No effect |
| $\uparrow+$ | L | H | H | No effect | Updated with SR contents | No effect |
| H | X | L | H | No effect | Latched with SR contents ${ }^{2}$ | All input register contents transferred |
| H | X | H | $\downarrow-$ | No effect | Loaded with 0x00 | Loaded with 0x00 |
| H | X | H | $\uparrow+$ | No effect | Latched with 0x00 | Latched with 0x00 |

${ }^{1} \uparrow+$ positive logic transition; $\downarrow$ - negative logic transition; X Don't Care.
${ }^{2}$ One input register receives the data bits D7-D0 decoded from the SR address bits ( $A 1, A 0$ ), where REG $A=(0,0), B=(0,1), C=(1,0)$, and $D=(1,1)$.
${ }^{3} \overline{\text { LDAC }}$ is a level-sensitive input.

Table 5. AD7304 Serial Input Register Data Format, Data is Loaded in MSB-First Format

|  | MSB <br> B11 | $\mathbf{B 1 0}$ | $\mathbf{B 9}$ | $\mathbf{B 8}$ | $\mathbf{B 7}$ | $\mathbf{B 6}$ | $\mathbf{B 5}$ | $\mathbf{B 4}$ | $\mathbf{B 3}$ | B2 | B1 | LSB <br> B0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD7304 | SAC | SDC | A1 | A0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

If B11 (SAC), Shutdown All Channels, is set to logic low, all DACs are placed in a power shutdown mode, and all output voltages become high resistance. If B10 (SDC), Shutdown Decoded Channel, is set to logic low, only the DAC decoded by Address Bits A1 and A0 is placed in shutdown mode.

Table 6. AD7305 Control Logic Truth Table

| $\overline{\text { WR }}{ }^{1}$ | A1 | A0 | $\overline{\text { LDAC }^{2}}$ | Input Register Function | DAC Register Function |
| :--- | :--- | :--- | :--- | :--- | :--- |
| L | L | L | H | Register A loaded with DB0 to DB7 | Latched with previous contents, no change |
| $\uparrow+$ | L | L | H | Register A latched with DB0 to DB7 | Latched with previous contents, no change |
| L | L | H | H | Register B loaded with DB0 to DB7 | Latched with previous contents, no change |
| $\uparrow+$ | L | H | H | Register B latched with DB0 to DB7 | Latched with previous contents, no change |
| L | H | L | H | Register C loaded with DB0 to DB7 | Latched with previous contents, no change |
| $\uparrow+$ | H | L | H | Register C latched with DB0 to DB7 | Latched with previous contents, no change |
| L | H | H | H | Register D loaded with DB0 to DB7 | Latched with previous contents, no change |
| $\uparrow+$ | H | H | H | Register D latched with DB0 to DB7 | Latched with previous contents, no change |
| H | X | X | L | No effect | All input register contents loaded, register transparent |
| L | X | X | L | Input register x transparent to DB0 to DB7 | Register transparent |
| H | X | X | $\uparrow+$ | No effect | All input register contents latched |
| H | X | X | H | No effect, device not selected | No effect, device not selected |

[^2]

Figure 6. AD7305 General Timing Diagram


Figure 7. AD7305 Timing Diagram Zoom In

## AD7304/AD7305

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 8. AD7304 Pin Configuration

Table 7. AD7304 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VoutB | Channel B Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $V_{\text {REF }} B$ pin. Output is open circuit when SHDN is enabled. |
| 2 | V out $A$ | Channel A Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $\mathrm{V}_{\text {REF }} A$ pin. Output is open circuit when SHDN is enabled. |
| 3 | $\mathrm{V}_{\text {SS }}$ | Negative Power Supply Input. Specified range of operation is 0 V to -5.5 V. |
| 4 | $V_{\text {ReF }} A$ | Channel $A$ Reference Input. Establishes $\mathrm{V}_{\text {OUT }} A$ full-scale voltage. Specified range of operation is $\mathrm{V}_{S S}<\mathrm{V}_{\text {REF }} \mathrm{A}<\mathrm{V}_{\text {DD }}$. |
| 5 | $V_{\text {beF }} \mathrm{B}$ | Channel B Reference Input. Establishes $\mathrm{V}_{\text {out }} B$ full-scale voltage. Specified range of operation is $\mathrm{V}_{S S}<\mathrm{V}_{\text {REF }} \mathrm{B}<\mathrm{V}_{\mathrm{DD}}$. |
| 6 | GND | Common Analog and Digital Ground. |
| 7 | $\overline{\text { LDAC }}$ | Load DAC Register Strobe, Active Low. Simultaneously transfers data from all four input registers into the corresponding DAC registers. Asynchronous active low input. DAC register is transparent when $\overline{\mathrm{LDAC}}=0$. See Table 4 for operation. |
| 8 | $\overline{\mathrm{CLR}}$ | Clears All Input and DAC Registers to the Zero Condition. Asynchronous active low input. The serial register is not effected. |
| 9 | $\overline{C S}$ | Chip Select, Active Low Input. Disables shift register loading when high. Transfers serial input register data to the decoded input register when $\overline{C S}$ returns high. Does not effect $\overline{\mathrm{LDAC}}$ operation. |
| 10 | CLK | Clock Input, Positive Edge Clocks Data into Shift Register. Disabled by chip select $\overline{C S}$. |
| 11 | SDI/SHDN | Serial Data Input Loads Directly into the Shift Register, MSB First. Hardware shutdown (SHDN) control input, active when pin is left floating by a three-state logic driver. Does not effect DAC register contents as long as power is present on $V_{D D}$. |
| 12 | $V_{\text {Ref }} \mathrm{D}$ | Channel D Reference Input. Establishes $\mathrm{V}_{\text {OUT }}$ D full-scale voltage. Specified range of operation is $\mathrm{V}_{S S}<\mathrm{V}_{\text {REF }} \mathrm{D}<\mathrm{V}_{\mathrm{DD}}$. |
| 13 | $V_{\text {Ref }} \mathrm{C}$ | Channel C Reference Input. Establishes VoutC full-scale voltage. Specified range of operation is $\mathrm{V}_{\text {SS }} \mathrm{V}_{\text {REF }} \mathrm{C}<\mathrm{V}_{\text {dD }}$. |
| 14 | $V_{\text {D }}$ | Positive Power Supply Input. Specified range of operation is 2.7 V to 5.5 V . |
| 15 | VoutD | Channel D Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $\mathrm{V}_{\text {REF }} \mathrm{D}$ pin. Output is open circuit when SHDN is enabled. |
| 16 | Vout ${ }^{\text {c }}$ | Channel C Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $\mathrm{V}_{\text {REF }} \mathrm{C}$ pin. Output is open circuit when SHDN is enabled. |



Figure 9. AD7305 Pin Configuration

Table 8. AD7305 Pin Function Description

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VoutB | Channel B Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $\mathrm{V}_{\text {REF }} \mathrm{B}$ pin. Output is open circuit when SHDN is enabled. |
| 2 | Vout $A$ | Channel A Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to V $\operatorname{REFA}$ pin. Output is open circuit when SHDN is enabled. |
| 3 | $\mathrm{V}_{\text {ss }}$ | Negative Power Supply Input. Specified range of operation is 0 V to -5.5 V . |
| 4 | $V_{\text {ReF }}$ | Channel B Reference Input. Establishes Vout full-scale voltage. Specified range of operation is $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {REF }}<\mathrm{V}_{\text {DD }}$. |
| 5 | GND | Common Analog and Digital Ground. |
| 6 | $\overline{\text { LDAC }}$ | Load DAC Register Strobe, Active Low. Simultaneously transfers data from all four input registers into the corresponding DAC registers. Asynchronous active low input. DAC register is transparent when $\overline{\mathrm{LDAC}}=0$. See Table 6 for operation. |
| 7 | DB7 | MSB Digital Input Data Bit. |
| 8 | DB6 | Data Bit 6. |
| 9 | DB5 | Data Bit 5. |
| 10 | DB4 | Data Bit 4. |
| 11 | DB3 | Data Bit 3. |
| 12 | DB2 | Data Bit 2. |
| 13 | DB1 | Data Bit 1. |
| 14 | DB0 | LSB Digital Input Data Bit. |
| 15 | $\overline{\mathrm{WR}}$ | Write Data into Input Register Control Line, Active Low. See Table 6 for operation. |
| 16 | A1 | Address Bit 1. |
| 17 | A0/SHDN | Address Bit 0/Hardware Shutdown (SHDN) Control Input, Active When Pin Is Left Floating by a Three-State Logic Driver. Does not effect DAC register contents as long as power is present on $V_{D D}$. |
| 18 | V ${ }_{\text {D }}$ | Positive Power Supply Input. Specified range of operation is 2.7 V to 5.5 V . |
| 19 | VoutD | Channel D Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $\mathrm{V}_{\text {REF }} \mathrm{D}$ pin. Output is open circuit when SHDN is enabled. |
| 20 | Vout | Channel C Rail-to-Rail Buffered DAC Voltage Output. Full-scale set by reference voltage applied to $\mathrm{V}_{\text {REF }} \mathrm{C}$ pin. Output is open circuit when SHDN is enabled. |

## AD7304/AD7305

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. Iout Sink vs. Vout Rail-to-Rail Performance


Figure 11. Iout SOURCE vs. Vout Rail-to-Rail Performance


Figure 12. INL vs. Code, All DAC Channels


Figure 13. INL vs. Reference Input Voltage


Figure 14. DNL vs. Code


Figure 15. Zero-Scale Voltage vs. Temperature


Figure 16. Large-Signal Settling Time


Figure 17. Multiplying Mode Step Response and Output Slew Rate


Figure 18. Multiplying Mode Gain vs. Frequency


5 $\mu \mathrm{s} / \mathrm{DIV}$
Figure 19. Time to Shutdown


Figure 20. Shutdown Recovery Time (Wakeup)


Figure 21. THD vs. Reference Input Amplitude


Figure 22. THD vs. Frequency


Figure 23. Output Noise Voltage Density vs. Frequency


Figure 24. Digital Feedthrough


Figure 25. Midscale Transition Glitch


Figure 26. Crosstalk vs. Frequency


Figure 27. Power-Supply Rejection vs. Frequency


Figure 28. Supply Current vs. Digital Input Voltage


Figure 29. Shutdown Supply Current vs. Digital Input Voltage (A0 Only)


Figure 30. Supply Current vs. Temperature


Figure 31. Shutdown Supply Current vs. Temperature


Figure 32. Normalized TUE Drift Accelerated by Burn-In Hours of Operation @ $150^{\circ} \mathrm{C}$

## AD7304/AD7305

## CIRCUIT OPERATION

The AD7304/AD7305 are 4-channel, 8-bit, voltage output DACs, differing primarily in digital logic interface and number of reference inputs. Both parts share the same internal DAC design and true rail-to-rail output buffers. The AD7304 contains four independent multiplying reference inputs, while the AD7305 has one common reference input. The AD7304 uses a 3-wire SPI-compatible serial data interface, while the AD7305 offers an 8-bit parallel data interface.

## DAC SECTION

Each part contains four voltage-switched R-2R ladder DACs. Figure 33 shows a typical equivalent DAC. These DACs are designed to operate both single-supply or dual-supply, depending on whether the user supplies a negative voltage on the Vss pin. In a single-supply application, the Vss is tied to ground. In either mode, the DAC output voltage is determined by the $V_{\text {ref }}$ input voltage and the digital data ( D ) loaded into the corresponding DAC register according to Equation 1.

$$
\begin{equation*}
V_{\text {out }}=V_{\text {REF }} D / 256 \tag{1}
\end{equation*}
$$

Note that the output full-scale polarity is the same as the $\mathrm{V}_{\text {ref }}$ polarity for dc reference voltages.


Figure 33. Typical Equivalent DAC Channel

These DACs are also designed to accommodate ac reference input signals. As long as the ac signals are maintained between $\mathrm{V}_{\text {SS }}<\mathrm{V}_{\text {REF }}<\mathrm{V}_{\mathrm{DD}}$, the user can expect 50 kHz of full power, multiplying bandwidth performance. In order to use negative input reference voltages, the $\mathrm{V}_{\text {ss }}$ pin must be biased with a negative voltage of equal or greater magnitude than the reference voltage.

The reference inputs are code dependent, exhibiting worst-case minimum resistance values specified in the parametric specification table. The DAC outputs $\mathrm{Vout}^{\text {A }}, \mathrm{V}_{\text {out }} \mathrm{B}, \mathrm{V}_{\text {out }} \mathrm{C}$, and $\mathrm{V}_{\text {out }} \mathrm{D}$ are each capable of driving $2 \mathrm{k} \Omega$ loads in parallel with up to 500 pF loads. Output sink current and source current are shown in Figure 10 and Figure 11, respectively. The output slew rate is nominally $3.6 \mathrm{~V} / \mu \mathrm{s}$ while operating from $\pm 5 \mathrm{~V}$ supplies. The low output impedance of the buffers minimizes crosstalk between analog input channels. At $100 \mathrm{kHz}, 65 \mathrm{~dB}$ of channel-to-channel isolation exists (Figure 26). Output voltage noise is plotted in Figure 23. In order to maintain good analog performance, power supply bypassing of $0.01 \mu \mathrm{~F}$ in parallel with $1 \mu \mathrm{~F}$ is recommended. The true rail-to-rail capability of the AD7304/AD7305 allows the user to connect the reference inputs directly to the same supply as the $V_{\text {DD }}$ or $V_{\text {SS }}$ pin (Figure 34). Under these conditions, clean power supply voltages (low ripple, avoid switching supplies) appropriate for the application should be used.


Figure 34. Equivalent DAC Amplifier Output Circuit

## AD7304 SERIAL DATA INTERFACE

The AD7304 uses a 3-wire ( $\overline{\mathrm{CS}}, \mathrm{SDI}, \mathrm{CLK}$ ) SPI-compatible serial data interface. New serial data is clocked into the serial input register in a 12 -bit data-word format. MSB bits are loaded first.

Table 5 defines the 12 data-word bits. Data is placed on the SDI/SHDN pin and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the Timing Specifications section. Data can only be clocked in while the $\overline{\mathrm{CS}}$ chip select pin is active low. Only the last 12 -bits clocked into the serial register are interrogated when the $\overline{\mathrm{CS}}$ pin returns to the logic high state, extra data bits are ignored. Since most microcontrollers output serial data in 8-bit bytes, two right-justified data bytes can be written to the AD7304. Keeping the $\overline{\mathrm{CS}}$ line low between the first and second byte transfer results in a successful serial register update.

Once the data is properly aligned in the shift register, the positive edge of the $\overline{\mathrm{CS}}$ initiates either the transfer of new data to the target DAC register, determined by the decoding of Address Bits A1 and A0, or the shutdown features is activated based on the SAC or SDC bits. When either SAC or SDC pins are set (Logic 0 ), the loading of new data determined by Bits B9 to B 0 are still loaded, but the results do not appear on the buffer outputs until the device is brought out of the shutdown state. The selected DAC output voltages become high impedance with a nominal resistance of $120 \mathrm{k} \Omega$ to ground, see Figure 34. If both the SAC and SDC pins are set, all channels are still placed in shutdown mode. When the AD7304 has been programmed into the power shutdown state, the present DAC register data is maintained as long as $V_{D D}$ remains greater than 2.7 V . The remaining characteristics of the software serial interface are defined by Table 4, Table 5, and Figure 5.

Two additional pins, $\overline{\mathrm{CLR}}$ and $\overline{\mathrm{LDAC}}$, on the AD7304 provide hardware control over the clear function and the DAC register loading. If these functions are not needed, the $\overline{\mathrm{CLR}}$ pin can be tied to logic high, and the $\overline{\mathrm{LDAC}}$ pin can be tied to logic low. The asynchronous input $\overline{C L R}$ pin forces all input and DAC registers to the zero-code state. The asynchronous $\overline{\mathrm{LDAC}}$ pin can be strobed to active low when all DAC registers need to be updated simultaneously from their respective input registers.

The $\overline{\mathrm{LDAC}}$ pin places the DAC register in a transparent mode while in the logic low state.


Figure 35. AD7304 Equivalent Logic Interface

## AD7304 HARDWARE SHUTDOWN SHDN

If a three-state driver is used on the SDI/SHDN pin, the AD7304 can be placed into a power shutdown mode when the SDI/ SHDN pin is placed in a high impedance state. For proper operation, no other termination voltages should be present on this pin. An internal window comparator detects when the logic voltage on the SHDN pin is between $28 \%$ and $36 \%$ of $V_{\text {DD }}$. A high impedance internal bias generator provides this voltage on the SHDN pin. The four DAC output voltages become high impedance with a nominal resistance of $120 \mathrm{k} \Omega$ to ground (see Figure 34 for an equivalent circuit).

## AD7304/AD7305 POWER-ON RESET

When the $V_{D D}$ power supply is turned on, an internal reset strobe forces all the input and DAC registers to the zero-code state. The VDD power supply should have a monotonically increasing ramp in order to have consistent results, especially in the region of $\mathrm{V}_{\mathrm{DD}}=1.5 \mathrm{~V}$ to 2.3 V . The $\mathrm{V}_{\text {sS }}$ supply has no effect on the power-on reset performance. The DAC register data stays at zero until a valid serial register software load takes place. In the case of the double-buffered AD7305, the output DAC register can only be changed once the $\overline{\mathrm{LDAC}}$ strobe is initiated.

## POWER-UP SEQUENCE

It is recommended to power $V_{D D} / V_{\text {ss }}$ first before applying any voltage to the reference terminals to avoid potential latch up. The ideal power-up sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, Digital Inputs, and $\mathrm{V}_{\text {REFx. }}$. The order of powering digital inputs and reference inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{SS}}$.

## AD7304/AD7305

## AD7305 PARALLEL DATA INTERFACE

The AD7305 has an 8-bit parallel interface DB7 $=$ MSB, $\mathrm{DB} 0=$ LSB. Two address bits, A1 and A0, are decoded when an active low write strobe is placed on the $\overline{\mathrm{WR}}$ pin, see Table 6. The $\overline{\mathrm{WR}}$ is a level-sensitive input pin, therefore, the data setup and data hold times defined in the Timing Specifications section need to be adhered to.


Figure 36. AD7305 Equivalent Logic Interface
The $\overline{\text { LDAC }}$ pin provides the capability of simultaneously updating all DAC registers with new data from the input registers at the same time. This results in the analog outputs all changing to their new values at the same time. The $\overline{\text { LDAC }}$ pin is a level-sensitive input. If the simultaneous update feature is not required, the $\overline{\mathrm{LDAC}}$ pin can be tied to logic low. When the

LDAC is tied to Logic Low, the DAC registers become transparent and the input register data determines the DAC output voltage (see Figure 36 for an equivalent interface logic diagram).

## AD7226 PIN COMPATIBILITY

By tying the $\overline{\mathrm{LDAC}}$ pin to ground, the AD7305 has the same pin configuration and functionality as the AD7226, with the exception of a lower power supply operating voltage.

## AD7305 HARDWARE SHUTDOWN SHDN

If a three-state driver is used on the A0/SHDN pin, the AD7305 can be placed into a power shutdown mode when the A0/SHDN pin is placed in a high impedance state. For proper operation, no other termination voltages should be present on this pin. An internal window comparator detects when the logic voltage on the SHDN pin is between $28 \%$ and $36 \%$ of VDD. A high impedance, internal-bias generator provides this voltage on the SHDN pin. The four DAC output voltages become high impedance with a nominal resistance of $120 \mathrm{k} \Omega$ to ground.

## ESD PROTECTION CIRCUITS

All logic input pins contain back-biased ESD protection Zeners connected to ground (GND). The $\mathrm{V}_{\text {ref }}$ pins also contain a backbiased ESD protection Zener connected to VDD (see Figure 37).


## AD7304/AD7305

## APPLICATIONS

The AD7304/AD7305 are inherently 2-quadrant multiplying DACs. That is, they can easily be set up for unipolar output operation. The full-scale output polarity is the same as the reference input voltage polarity.

In some applications, it may be necessary to generate the full 4-quadrant multiplying capability or a bipolar output swing. This is easily accomplished using an external true rail-to-rail op amp , such as the OP295. Connecting the external amplifier with two equal value resistors, as shown in Figure 38, results in a full 4 -quadrant multiplying circuit. In this circuit, the amplifier provides a gain of two, which increases the output span magnitude to 10 V . The transfer equation of this circuit shows that both negative and positive output voltages are created as
the input data $(\mathrm{D})$ is incremented from code zero $($ Vout $=-5 \mathrm{~V})$ to midscale $\left(\mathrm{V}_{\text {out }}=0 \mathrm{~V}\right)$ to full scale $\left(\mathrm{V}_{\text {out }}=+5 \mathrm{~V}\right)$.

$$
\begin{equation*}
V_{\text {OUT }}=\frac{D}{128-1} \times V_{\text {REF }} \tag{2}
\end{equation*}
$$



Figure 38. 4-Quadrant Multiplying Application Circuit

## AD7304/AD7305

## OUTLINE DIMENSIONS



CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Figure 39. 16-Lead Standard Small Outline Package [SOIC]
Wide Body (R-16)
Dimensions shown in millimeters and (inches)


Figure 40. 20-Lead Standard Small Outline Package [SOIC]
Wide Body (R-20)
Dimensions shown in millimeters and (inches)


Figure 41. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16)
Dimensions shown in millimeters


Figure 42. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Options |
| :---: | :---: | :---: | :---: |
| AD7304BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC | R-16 |
| AD7304BR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC | R-16 |
| AD7304BRZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC | R-16 |
| AD7304BRZ-REEL ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead SOIC | R-16 |
| AD7304YR | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC | R-16 |
| AD7304YRZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16-Lead SOIC | R-16 |
| AD7304BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 |
| AD7304BRU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead TSSOP | RU-16 |
| AD7305BR | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead SOIC | R-20 |
| AD7305BR-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead SOIC | R-20 |
| AD7305YR | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SOIC | R-20 |
| AD7305YR-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20-Lead SOIC | R-20 |
| AD7305BRU | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead TSSOP | RU-20 |
| AD7305BRU-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead TSSOP | RU-20 |
| AD7305BRUZ ${ }^{1}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead TSSOP | RU-20 |
| AD7305BRUZ-REEL71 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20-Lead TSSOP | RU-20 |

[^3]
## AD7304/AD7305

## NOTES


[^0]:    ' Protected under Patent No. 5684481.

[^1]:    ${ }^{1}$ These parameters are guaranteed by design and not subject to production testing.
    ${ }^{2}$ All input control signals are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=2 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of 1.6 V .

[^2]:    ${ }^{1} \uparrow+$ positive logic transition; $\downarrow$ - negative logic transition; $X$ don't care
    $2 \overline{\text { LDAC }}$ is a level-sensitive input.

[^3]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

