
ANALOG DEVICES

FEATURES

High Speed, Low Power Monolithic Op Amp

AD847


CONNECTION DIAGRAM



APPLICATIONS Video Instrumentation Imaging Equipment Copiers, Fax, Scanners, Cameras High Speed Cable Driver High Speed DAC and Flash ADC Buffers

PRODUCT DESCRIPTION


The AD847 represents a breakthrough in high speed amplifiers offering superior ac & dc performance and low power, all at low cost. The excellent dc performance is demonstrated by its ± 5 V




Quiescent Current vs. Supply Voltage

REV. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.






specifications which include an open-loop gain of 3500 V/V (500 Ω load) and low input offset voltage of 0.5 mV. Commonmode rejection is a minimum of 78 dB. Output voltage swing is ± 3 V into loads as low as 150 Ω . Analog Devices also offers over 30 other high speed amplifiers from the low noise AD829 (1.7 nV/ $\overline{\rm Hz}$) to the ultimate video amplifier, the AD811, which features 0.01% differential gain and 0.01° differential phase.

APPLICATION HIGHLIGHTS

- 1. As a buffer the AD847 offers a full-power bandwidth of 12.7 MHz (5 V p-p with \pm 5 V supplies) making it outstanding as an input buffer for flash A/D converters.
- 2. The low power and small outline package of the AD847 make it very well suited for high density applications such as multiple pole active filters.
- 3. The AD847 is internally compensated for unity gain operation and remains stable when driving any capacitive load.



AD847 Driving Capacitive Loads

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 617/329-4700 Fax: 617/326-8703

AD847—SPECIFICATIONS (@ $T_A = +25^{\circ}C$, unless otherwise noted)

Model	Conditions	Vs	Min	AD847J Typ	Max	A Min	D847AR Typ	Max	Units
INPUT OFFSET VOLTAGE ¹		±5 V		0.5	1		0.5	1	mV
Offset Drift	T_{MIN} to T_{MAX}			15	3.5		15	4	mV µV/°C
INPUT BIAS CURRENT		±5 V, ±15 V		3.3	6.6		3.3	6.6	μν/ C μΑ
INFOT BIAS CORRENT	$T_{\mbox{\scriptsize MIN}}$ to $T_{\mbox{\scriptsize MAX}}$	± 5 V, ± 15 V		3.5	0.0 7.2		5.5	10	μΑ
INPUT OFFSET CURRENT		±5 V, ±15 V		50	300		50	300	nA
Offset Current Drift	$T_{\mbox{\scriptsize MIN}}$ to $T_{\mbox{\scriptsize MAX}}$			0.3	400		0.3	500	nA nA/°C
OPEN-LOOP GAIN	$V_{OUT} = \pm 2.5 \text{ V}$	±5 V		0.3			0.3		IIA/ C
	$R_{LOAD} = 500 \Omega$	±3 V	2	3.5		2	3.5		V/mV
	T_{MIN} to T_{MAX}		1	1.6		1	1.6		V/mV
	$\begin{aligned} R_{LOAD} &= 150 \ \Omega \\ V_{OUT} &= \pm 10 \ V \end{aligned}$	±15 V		1.6			1.6		V/mV
	$R_{LOAD} = 1 \ k\Omega$		3	5.5		3	5.5		V/mV
	T _{MIN} to T _{MAX}		1.5			1.5			V/mV
DYNAMIC PERFORMANCE Unity Gain Bandwidth		±5 V		35			35		MHz
·		±15 V		50			50		MHz
Full Power Bandwidth ²	$V_{OUT} = 5 V p - p$ $R_{LOAD} = 500 \Omega$,	±5 V		12.7			12.7		MHz
	$V_{OUT} = 20 V p-p,$								
Slew Rate ³	$R_{LOAD} = 1 k\Omega$ $R_{LOAD} = 1 k\Omega$	±15 V ±5 V		4.7 200			4.7 200		MHz V/µs
Siew Male	$N_{LOAD} = 1 \text{ KS2}$	± 15 V	225	300		225	300		V/µs
Settling Time	0 5 11 + 0 5 11	1 1 37		05			05		
to 0.1%, $R_{LOAD} = 250 \ \Omega$	-2.5 V to +2.5 V 10 V Step, A _V = -1	±5 V ±15 V		65 65			65 65		ns ns
to 0.01%, $R_{LOAD} = 250 \ \Omega$	-2.5 V to +2.5 V	±5 V		140			140		ns
Phase Margin	$10 \text{ V Step, } A_V = -1$ $C_{LOAD} = 10 \text{ pF}$	±15 V ±15 V		120			120		ns
-	$R_{LOAD} = 1 k\Omega$			50			50		Degree
Differential Gain Differential Phase	$ \begin{array}{l} f \approx 4.4 \mbox{ MHz}, \ R_{LOAD} \ = 1 \ k\Omega \\ f \approx 4.4 \ MHz, \ R_{LOAD} \ = 1 \ k\Omega \end{array} $	±15 V ±15 V		0.04 0.19			0.04 0.19		% Degree
COMMON-MODE REJECTION	$V_{\rm CM} = \pm 2.5 \text{ V}$	±5 V	78	95		78	95		dB
	$V_{CM} = \pm 12 V$	±15 V	78	95		78	95		dB
	T _{MIN} to T _{MAX}		75			75			dB
POWER SUPPLY REJECTION			75 72	86		75 72	86		dB dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V		15			15		nV/√H
INPUT CURRENT NOISE	f = 10 kHz	±15 V		1.5			1.5		pA/√H
INPUT COMMON-MODE									
VOLTAGE RANGE		$\pm 5 \text{ V}$		+4.3 -3.4			+4.3 -3.4		V V
		±15 V		+14.3			+14.3		V
				-13.4			-13.4		V
OUTPUT VOLTAGE SWING	$\begin{array}{l} R_{\rm LOAD} = 500 \ \Omega \\ R_{\rm LOAD} = 150 \ \Omega \end{array}$	±5 V ±5 V	3.0 2.5	3.6 3		3.0 2.5	3.6 3		$\begin{array}{c} \pm V\\ \pm V\end{array}$
	$R_{LOAD} = 1 \ k\Omega$	±15 V	12	U		12	0		±V
Short-Circuit Current	$R_{LOAD} = 500 \ \Omega$	±15 V ±15 V	10	32		10	32		±V mA
INPUT RESISTANCE		±15 ¥		300			32		kΩ
INPUT CAPACITANCE				1.5			1.5		pF
OUTPUT RESISTANCE	Open Loop			1.5			1.5		Ω
POWER SUPPLY									
Operating Range			±4.5		±18	±4.5		±18	V .
Quiescent Current	T _{MIN} to T _{MAX}	$\pm 5 \text{ V}$		4.8	6.0 7.3		4.8	6.0 7.3	mA mA
	I MIN TO I MAX	±15 V		5.3	6.3		5.3	6.3	mA
	T _{MIN} to T _{MAX}				7.6			7.6	mA

NOTES ¹Input Offset Voltage Specifications are guaranteed after 5 minutes at $T_A = +25^{\circ}C$. ²Full Power Bandwidth = Slew Rate/2 π V_{PEAK}. ³Slew Rate is measured on rising edge. All min and max specifications are guaranteed. Specifications in **boldface** are 100% tested at final electrical test. Specifications subject to change without notice.

Model	Conditions	Vs	Min	AD847A(Typ	Q Max	Min	AD847S Typ	Max	Units
INPUT OFFSET VOLTAGE ¹	Conditions	±5 V	IVIII	0.5	1		0.5	1	mV
Offset Drift	T_{MIN} to T_{MAX}	±0 V		15	4		15	4	mV μV/°C
INPUT BIAS CURRENT	T _{MIN} to T _{MAX}	±5 V, ±15 V		3.3	5 7.5		3.3	5 7.5	μΑ μΑ
INPUT OFFSET CURRENT Offset Current Drift	T_{MIN} to T_{MAX}	±5 V, ±15 V		50 0.3	300 400		50 0.3	300 400	nA nA nA/°C
OPEN-LOOP GAIN	$V_{OUT} = \pm 2.5 V$	±5 V		010			010		
	$\begin{array}{l} R_{LOAD} = 500 \; \Omega \\ T_{MIN} \; to \; T_{MAX} \\ R_{LOAD} = 150 \; \Omega \\ V_{OUT} = \pm 10 \; V \end{array}$	±15 V	2 1	3.5 1.6		2 1	3.5 1.6		V/mV V/mV V/mV
	$R_{LOAD} = 1 \ k\Omega$ T_{MIN} to T_{MAX}		3 1.5	5.5		3 1.5	5.5		V/mV V/mV
DYNAMIC PERFORMANCE Unity Gain Bandwidth		±5 V ±15 V		35 50			35 50		MHz MHz
Full Power Bandwidth ²		±5 V		12.7			12.7		MHz
Slew Rate ³	$R_{\text{LOAD}} = 1 \text{ k}\Omega$ $R_{\text{LOAD}} = 1 \text{ k}\Omega$	±15 V ±5 V ±15 V	225	4.7 200 300		225	4.7 200 300		MHz V/μs V/μs
Settling Time to 0.1%, $R_{LOAD} = 250 \ \Omega$	-2.5 V to +2.5 V 10 V Step, A _V = -1	$\pm 5 \mathrm{V} \\ \pm 15 \mathrm{V}$		65 65			65 65		ns ns
to 0.01%, $R_{LOAD} = 250 \ \Omega$	-2.5 V to +2.5 V 10 V Step, A _V = -1	±5 V ±15 V		140 120			140 120		ns ns
Phase Margin Differential Gain	$\begin{split} C_{\text{LOAD}} &= 10 \text{ pF} \\ R_{\text{LOAD}} &= 1 \text{ k}\Omega \\ f &\approx 4.4 \text{ MHz}, R_{\text{LOAD}} &= 1 \text{ k}\Omega \end{split}$	±15 V ±15 V		50 0.04			50 0.04		Degree %
Differential Phase	$f \approx 4.4$ MHz, $R_{LOAD} = 1$ kΩ	±15 V ±15 V		0.19			0.19		Degree
COMMON-MODE REJECTION	$\begin{array}{l} V_{CM}=\pm 2.5 \ V \\ V_{CM}=\pm 12 \ V \\ T_{MIN} \ to \ T_{MAX} \end{array}$	±5 V ±15 V	80 80 75	95 95		80 80 75	95 95		dB dB dB
POWER SUPPLY REJECTION	$\label{eq:Vs} \begin{split} V_S = \pm 5 \ V \ to \ \pm 15 \ V \\ T_{MIN} \ to \ T_{MAX} \end{split}$		75 72	86		75 72	86		dB dB
INPUT VOLTAGE NOISE	f = 10 kHz	±15 V		15			15		nV/√Hz
INPUT CURRENT NOISE	f = 10 kHz	±15 V		1.5			1.5		pA/√Hz
INPUT COMMON-MODE VOLTAGE RANGE		±5 V		+4.3 -3.4			+4.3 -3.4		V V
		±15 V		+14.3 -13.4			+14.3 -13.4		V V
OUTPUT VOLTAGE SWING	$\begin{aligned} R_{LOAD} &= 500 \ \Omega \\ R_{LOAD} &= 150 \ \Omega \\ R_{LOAD} &= 1 \ k\Omega \\ R_{LOAD} &= 500 \ \Omega \end{aligned}$	±5 V ±5 V ±15 V ±15 V	3.0 2.5 12 10	3.6 3		3.0 2.5 12 10	3.6 3		$\begin{array}{c} \pm V \\ \pm V \\ \pm V \\ \pm V \\ \pm V \end{array}$
Short-Circuit Current		±15 V	10	32			32		mA
INPUT RESISTANCE				300			300		kΩ
INPUT CAPACITANCE				1.5			1.5		pF
OUTPUT RESISTANCE	Open Loop			15			15		Ω
POWER SUPPLY Operating Range Quiescent Current	T to T	±5 V	±4.5	4.8	±18 5.7	±4.5	4.8	±18 5.7	V mA
	${ m T}_{ m MIN}$ to ${ m T}_{ m MAX}$ ${ m T}_{ m MIN}$ to ${ m T}_{ m MAX}$	±15 V		5.3	7.0 6.3 7.6		5.3	7.8 6.3 8.4	mA mA mA

ABSOLUTE MAXIMUM RATINGS¹

Supply Voltage ±18 V
Internal Power Dissipation ²
Plastic (N) 1.2 Watts
Small Outline (R) 0.8 Watts
Cerdip (Q) 1.1 Watts
Input Voltage
Differential Input Voltage±6 V
Storage Temperature Range (Q)65°C to +150°C
(N, R)
Junction Temperature175°C
Lead Temperature Range (Soldering 60 sec) +300°C

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ²Mini-DIP Package: $\theta_{JA} = 100^{\circ}C/Watt$; $\theta_{JC} = 33^{\circ}C/Watt$


Cerdip Package: $\theta_{IA} = 110^{\circ}$ C/Watt; $\theta_{IC} = 30^{\circ}$ C/Watt Small Outline Package: $\theta_{IA} = 155^{\circ}$ C/Watt; $\theta_{IC} = 33^{\circ}$ C/Watt

ESD SUSCEPTIBILITY

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 volts, which readily accumulate on the human body and on test equipment, can discharge without detection. Although the AD847 features proprietary ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid any performance degradation or loss of functionality.

METALIZATION PHOTOGRAPH

Contact factory for latest dimensions. Dimensions shown in inches and (mm).



ORDERING GUIDE

Models*	Temperature Range – °C	Package Description	Package Option
AD847JN	0 to +70	Plastic	N-8
AD847JR	0 to +70	SOIC	R-8
AD847AQ	-40 to +85	Cerdip	Q-8
AD847AR	-40 to +85	SOIC	R-8
AD847SQ	-55 to +125	Cerdip	Q-8
AD847SQ/883B	-55 to +125	Cerdip	Q-8
5962-8964701PA	-55 to +125	Cerdip	Q-8

*AD847 also available in J and S grade chips, and AD847JR and AD847AR are available in tape and reel.

Typical Characteristics (@ +25°C and $V_s = \pm 15 V$, unless otherwise noted)




Figure 1. Input Common-Mode Range vs. Supply Voltage




Figure 3. Output Voltage Swing vs. Load Resistance




Figure 5. Input Bias Current vs. Temperature




Figure 2. Output Voltage Swing vs. Supply Voltage




Figure 4. Quiescent Current vs. Supply Voltage





Figure 6. Output Impedance vs. Frequency



AD847–Typical Characteristics (@ +25°C and $V_s = \pm 15 V$, unless otherwise noted)

Figure 7. Quiescent Current vs. Temperature




Figure 9. Gain Bandwidth Product vs. Temperature




Figure 11. Open-Loop Gain vs. Load Resistance




Figure 8. Short-Circuit Current Limit vs. Temperature




Figure 10. Open-Loop Gain and Phase Margin vs. Frequency




Figure 12. Power Supply Rejection vs. Frequency




Figure 13. Common-Mode Rejection vs. Frequency




Figure 15. Output Swing and Error vs. Settling Time




Figure 17. Input Voltage Noise Spectral Density




Figure 14. Large Signal Frequency Response




Figure 16. Harmonic Distortion vs. Frequency




Figure 18. Slew Rate vs. Temperature




Figure 19. Inverting Amplifier Configuration




Figure 19a. Inverter Large Signal Pulse Response

	50	m V					ion.	
	• • • •		 				••••	••••
Ŀ								
<u>}</u>			 	ĺ				
<u> </u>								
}								
.	<u> </u>	• • • •	 		••••	••••		<u></u>

Figure 19b. Inverter Small Signal Pulse Response




Figure 20. Noninverting Amplifier Configuration




Figure 20a. Noninverting Large Signal Pulse Response

Í		54	mν				50n;	
10	•····					 		
I		_						<i>_</i>
		 		••••	 	 ••••		
					-			
Í								

Figure 20b. Noninverting Small Signal Pulse Response

OFFSET NULLING

The input offset voltage of the AD847 is very low for a high speed op amp, but if additional nulling is required, the circuit shown in Figure 21 can be used.




Figure 21. Offset Nulling

INPUT CONSIDERATIONS

An input resistor ($R_{\rm IN}$ in Figure 20) is required in circuits where the input to the AD847 will be subjected to transient or continuous overload voltages exceeding the ± 6 V maximum differential limit. This resistor provides protection for the input transistors by limiting the maximum current that can be forced into their bases.

For high performance circuits it is recommended that a resistor (R_B in Figures 19 and 20) be used to reduce bias current errors by matching the impedance at each input. The offset voltage error will be reduced by more than an order of magnitude.

THEORY OF OPERATION

The AD847 is fabricated on Analog Devices' proprietary complementary bipolar (CB) process which enables the construction of pnp and npn transistors with similar $f_{T}s$ in the 600 MHz to 800 MHz region. The AD847 circuit (Figure 22) includes an npn input stage followed by fast pnps in the folded cascode intermediate gain stage. The CB pnps are also used in the current amplifying output stage. The internal compensation capacitance that makes the AD847 unity gain stable is provided by the junction capacitances of transistors in the gain stage.

The capacitor, C_F , in the output stage mitigates the effect of capacitive loads. At low frequencies and with low capacitive loads, the gain from the compensation node to the output is very close to unity. In this case C_F is bootstrapped and does not contribute to the compensation capacitance of the part. As the capacitive load is increased, a pole is formed with the output impedance of the output stage. This reduces the gain, and therefore, C_F is incompletely bootstrapped. Some fraction of C_F contributes to the compensation capacitance, and the unity gain bandwidth falls. As the load capacitance is increased, the bandwidth continues to fall, and the amplifier remains stable.




Figure 22. AD847 Simplified Schematic

GROUNDING AND BYPASSING

In designing practical circuits with the AD847, the user must remember that whenever high frequencies are involved, some special precautions are in order. Circuits must be built with short interconnect leads. A large ground plane should be used whenever possible to provide a low resistance, low inductance circuit path, as well as minimizing the effects of high frequency coupling. Sockets should be avoided because the increased interlead capacitance can degrade bandwidth.

Feedback resistors should be of low enough value to assure that the time constant formed with the capacitance at the amplifier summing junction will not limit the amplifier performance. Resistor values of less than 5 k Ω are recommended. If a larger resistor must be used, a small (<10 pF) feedback capacitor in parallel with the feedback resistor, R_F , may be used to compensate for the input capacitances and optimize the dynamic performance of the amplifier.

Power supply leads should be bypassed to ground as close as possible to the amplifier pins. Ceramic disc capacitors of 0.1 μF are recommended.

VIDEO LINE DRIVER

The AD847 functions very well as a low cost, high speed line driver for either terminated or unterminated cables. Figure 23 shows the AD847 driving a doubly terminated cable in a follower configuration.

The termination resistor, R_T , (when equal to the cable's characteristic impedance) minimizes reflections from the far end of the cable. While operating from ± 5 V supplies, the AD847 maintains a typical slew rate of 200 V/µs, which means it can drive a ± 1 V, 30 MHz signal into a terminated cable.




Figure 23. Video Line Driver

Table I. Video Line Driver Performance Chart

V _{IN} *	V _{SUPPLY}	C _C	-3 dB B _W	Over- shoot
0 dB or ±500 mV Step	±15	20 pF	23 MHz	4%
0 dB or ±500 mV Step	± 15	15 pF	21 MHz	0%
0 dB or ±500 mV Step	± 15	0 pF	13 MHz	0%
0 dB or ±500 mV Step	± 5	20 pF	18 MHz	2%
0 dB or ±500 mV Step	± 5	15 pF	16 MHz	0%
0 dB or ±500 mV Step	± 5	0 pF	11 MHz	0%

 $^{*}\text{--}3$ dB bandwidth numbers are for the 0 dBm signal input. Overshoot numbers are the percent overshoot of the 1 volt step input.

A back-termination resistor ($R_{\rm BT}$, also equal to the characteristic impedance of the cable) may be placed between the AD847 output and the cable input, in order to damp any reflected signals caused by a mismatch between $R_{\rm T}$ and the cable's characteristic impedance. This will result in a flatter frequency response, although this requires that the op amp supply ± 2 V to the output in order to achieve a ± 1 V swing at resistor $R_{\rm T}$.

Figure 24 shows the AD847 driving 100 pF and 1000 pF loads.




Figure 24. AD847 Driving Capacitive Loads

FLASH ADC INPUT BUFFER

The 35 MHz unity gain bandwidth of the AD847 makes it an excellent choice for buffering the input of high speed flash A/D converters, such as the AD9048.

Figure 25 shows the AD847 as a unity inverter for the input to the AD9048.






Figure 25. Flash ADC Input Buffer

A High Speed, Three Op-Amp In-Amp

The circuit of Figure 26 lends itself well to CCD imaging and other video speed applications. It uses two high speed CB process op-amps: Amplifier A3, the output amplifier, is an AD847.

The input amplifier (A1 and A2) is an AD827, which is a dual version of the AD847. This circuit has the optional flexibility of both dc and ac trims for common-mode rejection, plus the ability to adjust for minimum settling time.





BANDWIDTH, SETTLING TIME AND TOTAL HARMONIC DISTORTION VS. GAIN

GAIN	R _G	C _{ADJ} (pF)	SMALL SIGNAL BANDWIDTH	SETTLING TIME TO 0.1%	THD + NOISE BELOW INPUT LEVEL @ 10kHz
1	OPEN	2–8	16.1MHz	200ns	82dB
2	2k Ω	2–8	14.7MHz	200ns	82dB
10	226 Ω	2–8	4.5MHz	370ns	81dB
100	20 Ω	2–8	660kHz	2.5 μs	71dB

Figure 26. A High Speed In-Amp Circuit for Data Acquisition

HIGH SPEED DAC BUFFER

The wide bandwidth and fast settling time of the AD847 makes it a very good output buffer for high speed current-output D/A converters like the AD668. As shown in Figure 27, the op amp establishes a summing node at ground for the DAC output. The output voltage is determined by the amplifier's feedback resistor (10.24 V for a 1 k Ω resistor). Note that since the DAC generates a positive current to ground, the voltage at the amplifier output will be negative. A 100 Ω series resistor between the noninverting amplifier input and ground minimizes the offset effects of op amp input bias currents.





Figure 27. High Speed DAC Buffer


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Mini-DIP (N-8) Package



Cerdip (Q-8) Package



Small Outline (R-8) Package



PRINTED IN U.S.A.

All brand or product names mentioned are trademarks or registered trademarks of their respective holders.