## 16-bit Microcontrollers <br> (up to 128 KB Flash and 8K SRAM) with Advanced Analog

## Operating Conditions

- 3.0 V to $3.6 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$, DC to 20 MIPS
- 3.0 V to $3.6 \mathrm{~V},-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, DC to 40 MIPS


## Clock Management

- $2 \%$ internal oscillator
- Programmable PLL and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer
- Low-power management modes
- Fast wake-up and start-up


## High-Efficiency Math Engine

- Single-cycle MUL plus hardware divide


## Advanced Analog Features

- 10/12-bit ADC with $1.1 \mathrm{Msps} / 500 \mathrm{ksps}$ conversion rate:
- Up to 13 ADC input channels and four S\&H
- Flexible/Independent trigger sources
- 150 ns Comparators:
- Up to two Analog Comparator modules
- 4-bit DAC with two ranges for Analog Comparators


## Input/Output

- Software remappable pin functions
- 5V-tolerant pins
- Selectable open drain and internal pull-ups
- Up to 5 mA overvoltage clamp current/pin
- Multiple external interrupts


## System Peripherals

- Cyclic Redundancy Check (CRC) module
- Up to five 16 -bit and up to two 32-bit Timers/ Counters
- Up to four Input Capture (IC) modules
- Up to four Output Compare (OC) modules
- Real-Time Clock and Calendar (RTCC) module


## Communication Interfaces

- Parallel Master Port (PMP)
- Two UART modules (10 Mbps)
- Supports LIN 2.0 protocols
- RS-232, RS-485, and IrDA ${ }^{\circledR}$ support
- Two 4-wire SPI modules (15 Mbps)
- Enhanced CAN (ECAN) module (1 Mbaud) with 2.0B support
- $I^{2} \mathrm{C}$ module ( $100 \mathrm{~K}, 400 \mathrm{~K}$ and 1 Mbaud ) with SMBus support


## Direct Memory Access (DMA)

- 8-channel hardware DMA with no CPU stalls or overhead
- UART, SPI, ADC, ECAN, IC, OC, INTO


## Qualification and Class B Support

- AEC-Q100 REVG (Grade $0-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ )
- Class B Safety Library, IEC 60730, VDE certified


## Debugger Development Support

- In-circuit and in-application programming
- Two program breakpoints
- Trace and run-time watch


## Packages

| Type | SPDIP | SOIC | QFN-S | QFN | TQFP |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Count | 28 | 28 | 28 | 44 | 44 |
| I/O Pins | 21 | 21 | 21 | 35 | 35 |
| Contact Lead/Pitch | .100 | 1.27 | 0.65 | 0.65 | 0.80 |
| Dimensions | $1.365 \times .285 \times .135 "$ | $17.9 \times 7.50 \times 2.05$ | $6 \times 6 \times 0.9$ | $8 \times 8 \times 0.9$ | $10 \times 10 \times 1$ |

Note: All dimensions are in millimeters (mm) unless specified

## PIC24HJ32GP302/304, <br> PIC24HJ64GPX02/X04 AND <br> PIC24HJ128GPX02/X04 PRODUCT <br> FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.

TABLE 1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 CONTROLLER FAMILIES

|  |  |  |  |  |  | map | ppable | Per | he |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Device | $\stackrel{\varrho}{\underline{a}}$ |  |  |  |  |  |  | $\stackrel{\stackrel{r}{\alpha}}{\substack{4}}$ | $\overline{\mathbf{a}}$ |  |  | $\left\lvert\, \begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}\right.$ |  |  |  |  |  | $\begin{aligned} & n \\ & \underset{0 .}{0} \\ & 0 \end{aligned}$ | $\begin{aligned} & \pi \\ & 0 \\ & 0 \\ & \text { た } \\ & \stackrel{0}{0} \\ & 0 \end{aligned}$ |
| PIC24HJ128GP504 | 44 | 128 | 8 | 26 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 1 | 1 | 1 | 13 | 1/1 | 11 | 35 | $\begin{aligned} & \text { QFN } \\ & \text { TQFP } \end{aligned}$ |
| PIC24HJ128GP502 | 28 | 128 | 8 | 16 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 1 | 1 | 1 | 10 | 1/0 | 2 | 21 | $\begin{gathered} \text { SPDIP } \\ \text { SOIC } \\ \text { QFN-S } \end{gathered}$ |
| PIC24HJ128GP204 | 44 | 128 | 8 | 26 | 5 | 4 | 4 | 2 | 2 | 0 | 3 | 1 | 1 | 1 | 13 | 1/1 | 11 | 35 | $\begin{aligned} & \text { QFN } \\ & \text { TQFP } \end{aligned}$ |
| PIC24HJ128GP202 | 28 | 128 | 8 | 16 | 5 | 4 | 4 | 2 | 2 | 0 | 3 | 1 | 1 | 1 | 10 | 1/0 | 2 | 21 | $\begin{aligned} & \text { SPDIP } \\ & \text { SOIC } \\ & \text { QFN-S } \end{aligned}$ |
| PIC24HJ64GP504 | 44 | 64 | 8 | 26 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 1 | 1 | 1 | 13 | 1/1 | 11 | 35 | $\begin{aligned} & \text { QFN } \\ & \text { TQFP } \end{aligned}$ |
| PIC24HJ64GP502 | 28 | 64 | 8 | 16 | 5 | 4 | 4 | 2 | 2 | 1 | 3 | 1 | 1 | 1 | 10 | 1/0 | 2 | 21 | $\begin{gathered} \hline \text { SPDIP } \\ \text { SOIC } \\ \text { QFN-S } \end{gathered}$ |
| PIC24HJ64GP204 | 44 | 64 | 8 | 26 | 5 | 4 | 4 | 2 | 2 | 0 | 3 | 1 | 1 | 1 | 13 | 1/1 | 11 | 35 | $\begin{aligned} & \text { QFN } \\ & \text { TQFP } \end{aligned}$ |
| PIC24HJ64GP202 | 28 | 64 | 8 | 16 | 5 | 4 | 4 | 2 | 2 | 0 | 3 | 1 | 1 | 1 | 10 | 1/0 | 2 | 21 | $\begin{array}{\|l\|} \hline \text { SPDIP } \\ \text { SOIC } \\ \text { QFN-S } \\ \hline \end{array}$ |
| PIC24HJ32GP304 | 44 | 32 | 4 | 26 | 5 | 4 | 4 | 2 | 2 | 0 | 3 | 1 | 1 | 1 | 13 | 1/1 | 11 | 35 | $\begin{aligned} & \text { QFN } \\ & \text { TQFP } \end{aligned}$ |
| PIC24HJ32GP302 | 28 | 32 | 4 | 16 | 5 | 4 | 4 | 2 | 2 | 0 | 3 | 1 | 1 | 1 | 10 | 1/0 | 2 | 21 | $\begin{array}{\|c\|} \hline \text { SPDIP } \\ \text { SOIC } \\ \text { QFN-S } \end{array}$ |

Note 1: RAM size is inclusive of 2 Kbytes of DMA RAM for all devices except PIC24HJ32GP302/304, which include 1 Kbyte of DMA RAM.
2: Only four out of five timers are remappable.
3: Only two out of three interrupts are remappable.

## Pin Diagrams

## 28-Pin SPDIP, SOIC

Pins are up to 5 V tolerant


28-Pin QFN-S ${ }^{(2)}$
Pins are up to 5 V tolerant


Note 1: The RPx pins can be used by any remappable peripheral. See Table 1 in this section for the list of available peripherals.
2: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
3: Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.

## Pin Diagrams (Continued)

44-Pin QFN ${ }^{(2)} \quad$ Pins are up to 5 V tolerant


Note 1: The RPx pins can be used by any remappable peripheral. See Table 1 in this section for the list of available peripherals.
2: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
3: Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.

## Pin Diagrams (Continued)



Note 1: The RPx pins can be used by any remappable peripheral. See Table 1 in this section for the list of available peripherals.
2: Refer to Section 2.3 "CPU Logic Filter Capacitor Connection (VCAP)" for proper connection to this pin.

## Table of Contents

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Product Families ..... 2
1.0 Device Overview ..... 9
2.0 Guidelines for Getting Started with 16-bit Microcontrollers ..... 13
3.0 CPU ..... 17
4.0 Memory Organization .....  25
5.0 Flash Program Memory ..... 53
6.0 Resets ..... 59
7.0 Interrupt Controller ..... 69
8.0 Direct Memory Access (DMA) ..... 107
9.0 Oscillator Configuration ..... 119
10.0 Power-Saving Features ..... 129
11.0 I/O Ports ..... 135
12.0 Timer1 ..... 161
13.0 Timer2/3 And Tlmer4/5 Feature ..... 165
14.0 Input Capture ..... 171
15.0 Output Compare ..... 175
16.0 Serial Peripheral Interface (SPI) ..... 179
17.0 Inter-Integrated Circuit ${ }^{\top M}$ ( $I^{2} \mathrm{C}^{\top M}$ ) ..... 185
18.0 Universal Asynchronous Receiver Transmitter (UART) ..... 193
19.0 Enhanced CAN (ECAN ${ }^{\text {TM }}$ ) Module ..... 199
20.0 10-bit/12-bit Analog-to-Digital Converter (ADC1) ..... 227
21.0 Comparator Module ..... 241
22.0 Real-Time Clock and Calendar (RTCC) ..... 247
23.0 Programmable Cyclic Redundancy Check (CRC) Generator ..... 259
24.0 Parallel Master Port (PMP). ..... 265
25.0 Special Features ..... 273
26.0 Instruction Set Summary ..... 283
27.0 Development Support ..... 291
28.0 Electrical Characteristics ..... 295
29.0 High Temperature Electrical Characteristics ..... 345
32.0 DC and AC Device Characteristics Graphs. ..... 357
33.0 Packaging Information ..... 361
Appendix A: Revision History ..... 371
The Microchip Web Site ..... 385
Customer Change Notification Service ..... 385
Customer Support ..... 385
Reader Response ..... 386
Product Identification System ..... 387

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.
If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

## http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

## Referenced Sources

This device data sheet is based on the following individual chapters of the "dsPIC33F/PIC24H Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC24HJ64GP204 product page of the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.
In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70202)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-saving Modes" (DS70196)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)" (DS70183)
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit ${ }^{\mathrm{TM}}$ ( $\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}$ )" (DS70195)
- Section 23. "CodeGuard ${ }^{\text {TM }}$ Security" (DS70199)
- Section 24. "Programming and Diagnostics" (DS70209)
- Section 25. "Device Configuration" (DS70194)
- Section 30. "I/O Ports with Peripheral Pin Select (PPS)" (DS70190)
- Section 32. "Interrupts (Part III)" (DS70214)
- Section 33. "Audio Digital-to-Analog Converter (DAC)" (DS70211)
- Section 34. "Comparator" (DS70212)
- Section 35. "Parallel Master Port (PMP)" (DS70299)
- Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298)
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Section 38. "Direct Memory Access" (DS70215)
- Section 39. "Oscillator (Part III)" (DS70216)


### 1.0 DEVICE OVERVIEW

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device specific information for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices.
Figure 1-1 shows a general block diagram of the core and peripheral modules in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices.
Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

FIGURE 1-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 BLOCK DIAGRAM


Note: Not all pins or features are implemented on all device pinout configurations. See "Pin Diagrams" for the specific pins and features present on each device.

## TABLE 1-1: PINOUT I/O DESCRIPTIONS

| Pin Name | Pin <br> Type | Buffer <br> Type | PPS |  |  |
| :--- | :---: | :---: | :---: | :--- | :--- |
| AN0-AN12 | I | Analog |  | Analog input channels. |  |
| CLKI | I | ST/CMOS | No | External clock source input. Always associated with OSC1 pin function. <br> Oscillator crystal output. Connects to crystal or resonator in Crystal <br> Oscillator mode. Optionally functions as CLKO in RC and EC modes. <br> CLKO |  |
|  |  |  |  | No |  |
| Always associated with OSC2 pin function. |  |  |  |  |  |

Legend: $\quad$ CMOS $=$ CMOS compatible input or output $\quad$ Analog $=$ Analog input $\quad \mathrm{P}=$ Power ST = Schmitt Trigger input with CMOS levels $\quad O=$ Output $\quad I=$ Input PPS = Peripheral Pin Select

TTL = TTL input buffer

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

| Pin Name | Pin Type | Buffer Type | PPS | Description |
| :---: | :---: | :---: | :---: | :---: |
| SCL1 | I/O | ST | No | Synchronous serial clock input/output for I2C1. |
| SDA1 | I/O | ST | No | Synchronous serial data input/output for I2C1. |
| ASCL1 | I/O | ST | No | Alternate synchronous serial clock input/output for I2C1. |
| ASDA1 | I/O | ST | No | Alternate synchronous serial data input/output for I2C1. |
| TMS | I | ST | No | JTAG Test mode select pin. |
| TCK | 1 | ST | No | JTAG test clock input pin. |
| TDI | 1 | ST | No | JTAG test data input pin. |
| TDO | 0 | - | No | JTAG test data output pin. |
| C1RX | 1 | ST | Yes | ECAN1 bus receive pin. |
| C1TX | 0 | - | Yes | ECAN1 bus transmit pin. |
| RTCC | 0 | - | No | Real-Time Clock Alarm Output. |
| CVREF | 0 | ANA | No | Comparator Voltage Reference Output. |
| C1IN- | I | ANA | No | Comparator 1 Negative Input. |
| C1IN+ | 1 | ANA | No | Comparator 1 Positive Input. |
| C1OUT | 0 | - | Yes | Comparator 1 Output. |
| C2IN- | 1 | ANA | No | Comparator 2 Negative Input. |
| C2IN+ | 1 | ANA | No | Comparator 2 Positive Input. |
| C2OUT | 0 | - | Yes | Comparator 2 Output. |
| PMA0 | I/O | TTL/ST | No | Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes). |
| PMA1 | I/O | TTL/ST | No | Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes). |
| PMA2 -PMPA10 | 0 | - | No | Parallel Master Port Address (Demultiplexed Master Modes). |
| PMBE | 0 | - | No | Parallel Master Port Byte Enable Strobe. |
| PMCS1 | 0 | - | No | Parallel Master Port Chip Select 1 Strobe. |
| PMD0-PMPD7 | I/O | TTL/ST | No | Parallel Master Port Data (Demultiplexed Master mode) or Address/ Data (Multiplexed Master modes). |
| PMRD | 0 | - | No | Parallel Master Port Read Strobe. |
| PMWR | 0 | - | No | Parallel Master Port Write Strobe. |
| PGED1 | I/O | ST | No | Data I/O pin for programming/debugging communication channel 1. |
| PGEC1 | 1 | ST | No | Clock input pin for programming/debugging communication channel 1. |
| PGED2 | I/O | ST | No | Data I/O pin for programming/debugging communication channel 2. |
| PGEC2 | 1 | ST | No | Clock input pin for programming/debugging communication channel 2. |
| PGED3 | I/O | ST | No | Data I/O pin for programming/debugging communication channel 3. |
| PGEC3 | 1 | ST | No | Clock input pin for programming/debugging communication channel 3. |
| $\overline{\mathrm{MCLR}}$ | I/P | ST | No | Master Clear (Reset) input. This pin is an active-low Reset to the device. |
| AVDD | P | P | No | Positive supply for analog modules. This pin must be connected at all times. |
| AVss | P | P | No | Ground reference for analog modules. |
| Vdd | P | - | No | Positive supply for peripheral logic and I/O pins. |
| VCAP | P | - | No | CPU logic filter capacitor connection. |
| Vss | P | - | No | Ground reference for logic and I/O pins. |
| VREF+ | 1 | Analog | No | Analog voltage reference (high) input. |
| VREF- | 1 | Analog | No | Analog voltage reference (low) input. |
| Legend: $\mathrm{CMOS}=\mathrm{CMOS}$ compatible input or output ST = Schmitt Trigger input with CMOS levels PPS = Peripheral Pin Select |  |  |  | or output Analog = Analog input $P=$ Power <br> MOS levels $O=$ Output $I=$ Input <br>  TTL = TTL input buffer  |

### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 2.1 Basic Connection Requirements

Getting started with the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of 16-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

- All Vdd and Vss pins
(see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVss pins (regardless if ADC module is not used)
(see Section 2.2 "Decoupling Capacitors")
- Vcap
(see Section 2.3 "CPU Logic Filter Capacitor Connection (VcAP)")
- $\overline{\mathrm{MCLR}}$ pin
(see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and debugging purposes (see Section 2.5 "ICSP Pins")
- OSC1 and OSC2 pins when external oscillator source is used
(see Section 2.6 "External Oscillator Pins")
Additionally, the following pins may be required:
- VREF+/VREF- pins used when external voltage reference for ADC module is implemented
Note: The AVDD and AVss pins must be connected independent of the ADC voltage reference source.


### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, Vss, AVdD and AVss is required.
Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of $0.1 \mu \mathrm{~F}(100 \mathrm{nF}), 10-20 \mathrm{~V}$. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch ( 6 mm ) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz , add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \mu \mathrm{~F}$ to $0.001 \mu \mathrm{~F}$. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, $0.1 \mu \mathrm{~F}$ in parallel with $0.001 \mu \mathrm{~F}$.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION


Note 1: As an option, instead of a hard-wired connection, an inductor (L1) can be substituted between VDD and AVDD to improve ADC noise rejection. The inductor impedance should be less than $1 \Omega$ and the inductor capacity greater than 10 mA .

## Where:

$$
\begin{aligned}
& f=\frac{F C N V}{2} \quad \text { (i.e., ADC conversion rate/2) } \\
& f=\frac{1}{(2 \pi \sqrt{L C})} \\
& L=\left(\frac{1}{(2 \pi f \sqrt{C})}\right)^{2}
\end{aligned}
$$

### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including MCUs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from $4.7 \mu \mathrm{~F}$ to $47 \mu \mathrm{~F}$.

### 2.3 CPU Logic Filter Capacitor Connection (Vcap)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between $4.7 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$, preferably surface mount connected within one-eights inch of the VCAP pin connected to ground. The type can be ceramic or tantalum. Refer to Section 28.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch ( 6 mm ). Refer to Section 25.2 "On-Chip Voltage Regulator" for details.

### 2.4 Master Clear ( $\overline{\text { MCLR }}$ ) Pin

The $\overline{\mathrm{MCLR}}$ pin provides for two specific device functions:

- Device Reset
- Device programming and debugging

During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the $\overline{\mathrm{MCLR}} \mathrm{pin}$. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of $R$ and $C$ will need to be adjusted based on the application and PCB requirements.
For example, as shown in Figure 2-2, it is recommended that the capacitor C , be isolated from the $\overline{\mathrm{MCLR}}$ pin during programming and debugging operations.
Place the components shown in Figure 2-2 within one-quarter inch ( 6 mm ) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS


Note 1: $R \leq 10 \mathrm{k} \Omega$ is recommended. A suggested starting value is $10 \mathrm{k} \Omega$ Ensure that the MCLR pin VIH and VIL specifications are met.
2: R1 $\leq 470 \Omega$ will limit any current flowing into $\overline{M C L R}$ from the external capacitor $C$, in the event of $\overline{M C L R}$ pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the MCLR pin VIH and VIL specifications are met.

### 2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming ${ }^{\text {TM }}$ (ICSP ${ }^{\text {TM }}$ ) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.
Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB ${ }^{\circledR}$ ICD 3 or MPLAB REAL ICE ${ }^{\text {TM }}$.
For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "Using MPLAB ${ }^{\circledR}$ ICD 3 " (poster) DS51765
- "MPLAB ${ }^{\circledR}$ ICD 3 Design Advisory" DS51764
- "MPLAB ${ }^{\circledR}$ REAL ICE ${ }^{\text {TM }}$ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB ${ }^{\circledR}$ REAL ICE ${ }^{\text {TM " (poster) DS51749 }}$


### 2.6 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to Section 9.0 "Oscillator Configuration" for details).
The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch ( 12 mm ) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3. Recommendations for crystals and ceramic resonators are provided in Table 2-1 and Table 2-2, respectively.

FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT


## TABLE 2-1: CRYSTAL RECOMMENDATIONS

| Part <br> Number | Vendor | Freq. | Load <br> Cap. | Package <br> Case | Frequency <br> Tolerance | Mounting <br> Type | Operating <br> Temperature |
| :--- | :--- | :--- | :---: | :--- | :--- | :--- | :--- |
| ECS-40-20-4DN | ECS Inc. | 4 MHz | 20 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ECS-80-18-4DN | ECS Inc. | 8 MHz | 18 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ECS-100-18-4-DN | ECS Inc. | 10 MHz | 18 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ECS-200-20-4DN | ECS Inc. | 20 MHz | 20 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| ECS-40-20-5G3XDS-TR | ECS Inc. | 4 MHz | 20 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | SM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ECS-80-20-5G3XDS-TR | ECS Inc. | 8 MHz | 20 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | SM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ECS-100-20-5G3XDS-TR | ECS Inc. | 10 MHz | 20 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | SM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| ECS-200-20-5G3XDS-TR | ECS Inc. | 20 MHz | 20 pF | $\mathrm{HC} 49 / \mathrm{US}$ | $\pm 30 \mathrm{ppm}$ | SM | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| NX3225SA 20MHZ AT-W | NDK | 20 MHz | 8 pF | $3.2 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ | $\pm 50 \mathrm{ppm}$ | SM | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Legend: TH = Through Hole SM = Surface Mount

TABLE 2-2: RESONATOR RECOMMENDATIONS

| Part <br> Number | Vendor | Freq. | Load <br> Cap. | Package <br> Case | Frequency <br> Tolerance | Mounting <br> Type | Operating <br> Temperature |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| FCR4.0M5T | TDK Corp. | 4 MHz | N/A | Radial | $\pm 0.5 \%$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| FCR8.0M5 | TDK Corp. | 8 MHz | N/A | Radial | $\pm 0.5 \%$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| HWZT-10.00MD | TDK Corp. | 10 MHz | N/A | Radial | $\pm 0.5 \%$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| HWZT-20.00MD | TDK Corp. | 20 MHz | N/A | Radial | $\pm 0.5 \%$ | TH | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |

Legend: TH = Through Hole

### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to $\leq 8 \mathrm{MHz}$ for start-up with the PLL enabled to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start-up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.
Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the AD1PCFGL register.
The bits in this register that correspond to the A/D pins that are initialized by MPLAB ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.
If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the AD1PCFGL register during initialization of the ADC module.
When MPLAB ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the AD1PCFGL register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic ' 0 ', which may affect user application functionality.

### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.
Alternatively, connect a 1 k to 10k resistor between Vss and the unused pins.

### 3.0 CPU

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS70204) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

### 3.1 Overview

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and addressing modes. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to $4 \mathrm{M} \times 24$ bits of user program memory space. The actual amount of program memory implemented varies by device. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double word move (MOV.D) instruction and the table instructions. Overhead-free, single-cycle program loop constructs are supported using the REPEAT instruction, which is interruptible at any point.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The 16th working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.
The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing $A+B=C$ operations to be executed in a single cycle.
A block diagram of the CPU is shown in Figure 3-1, and the programmer's model for the PIC24HJ32GP302/ 304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/ X 04 is shown in Figure 3-2.

### 3.2 Data Addressing Overview

The data space can be linearly addressed as 32 K words or 64 Kbytes using an Address Generation Unit (AGU). The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.
The data space also includes 2 Kbytes of DMA RAM, which is primarily used for DMA data transfers, but may be used as general purpose RAM.

### 3.3 Special MCU Features

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 features a 17-bit by 17bit, single-cycle multiplier. The multiplier can perform signed, unsigned and mixed-sign multiplication. Using a 17 -bit by 17 -bit multiplier for 16 -bit by 16 -bit multiplication makes mixed-sign multiplication possible.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices support 16/16 and $32 / 16$ integer divide operations. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A multi-bit data shifter is used to perform up to a 16-bit, left or right shift in a single cycle.

FIGURE 3-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 CPU CORE BLOCK DIAGRAM


FIGURE 3-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PROGRAMMER'S MODEL


### 3.4 CPU Resources

Many useful resources related to the CPU are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

> Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
> http://www.microchip.com/wwwproducts/
> Devices.aspx?dDocName=en534555

### 3.4.1 KEY RESOURCES

- Section 2. "CPU" (DS70204)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools


### 3.5 CPU Control Registers

## REGISTER 3-1: SR: CPU STATUS REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | DC |
| bit 15 bit 8 |  |  |  |  |  |  |  |
| R/W-0 ${ }^{(1)}$ | $\mathrm{R} / \mathrm{W}-0^{(2)}$ | $\mathrm{R} / \mathrm{W}-0^{(2)}$ | R-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|  | $\mathrm{P} \mathrm{PL}<2: 0>{ }^{(2)}$ |  | RA | N | OV | Z | C |
| bit 7 |  |  |  |  |  |  | bit 0 |

## Legend:

| $C=$ Clear only bit | $R=$ Readable bit | $U=$ Unimplemented bit, read as ' 0 ' |
| :--- | :--- | :--- |
| $S=$ Set only bit | $W=$ Writable bit | $-n=$ Value at POR |
| $' 1 '=$ Bit is set | $' 0 '=$ Bit is cleared | $x=$ Bit is unknown |

bit 15-9 Unimplemented: Read as ' 0 '
bit 8 DC: MCU ALU Half Carry/ $\overline{\text { Borrow }}$ bit
1 = A carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred
$0=$ No carry-out from the 4th low-order bit (for byte-sized data) or 8th low-order bit (for word-sized data) of the result occurred
bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits ${ }^{(\mathbf{2})}$
111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled
$110=$ CPU Interrupt Priority Level is 6 (14)
101 = CPU Interrupt Priority Level is 5 (13)
$100=$ CPU Interrupt Priority Level is 4 (12)
011 = CPU Interrupt Priority Level is 3 (11)
$010=$ CPU Interrupt Priority Level is 2 (10)
001 = CPU Interrupt Priority Level is 1 (9)
$000=$ CPU Interrupt Priority Level is 0 (8)
bit 4 RA: REPEAT Loop Active bit
1 = REPEAT loop in progress
$0=$ REPEAT loop not in progress
bit $3 \quad \mathbf{N}$ : MCU ALU Negative bit
1 = Result was negative
$0=$ Result was non-negative (zero or positive)
bit 2
OV: MCU ALU Overflow bit
This bit is used for signed arithmetic (two's complement). It indicates an overflow of a magnitude that causes the sign bit to change state.
1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
0 = No overflow occurred
bit 1
Z: MCU ALU Zero bit
1 = An operation that affects the $Z$ bit has set it at some time in the past
$0=$ The most recent operation that affects the $Z$ bit has cleared it (i.e., a non-zero result)
bit $0 \quad$ C: MCU ALU Carry/Borrow bit
1 = A carry-out from the Most Significant bit of the result occurred
$0=$ No carry-out from the Most Significant bit of the result occurred
Note 1: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON $<3>$ ) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1 .
2: The $\mathrm{IPL}<2: 0>$ Status bits are read only when the NSTDIS bit $($ INTCON1<15>) $=1$.

## REGISTER 3-2: CORCON: CORE CONTROL REGISTER

| U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | - | - | - | - | - | - |
| bit 15 |  |  |  |  |  |  |  |


| $\mathrm{U}-0$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | U-0 | U-0 | U-0 | R/O | U-0 | U-0 | U-0 |
| bit 7 | - | - | - | $\mathrm{IPL3}^{(1)}$ | PSV | - | - |


| Legend: | $C=$ Clear only bit |  |
| :--- | :--- | :--- |
| $R=$ Readable bit | $W=$ Writable bit | $-n=$ Value at POR $\quad$ ' 1 ' $=$ Bit is set |
| 0 ' = Bit is cleared | ' $x=$ Bit is unknown | $U=$ Unimplemented bit, read as ' 0 ' |

bit 15-4 Unimplemented: Read as ' 0 '
bit $3 \quad$ IPL3: CPU Interrupt Priority Level Status bit $3^{(1)}$
$0=$ CPU interrupt priority level is 7 or less
bit 2 PSV: Program Space Visibility in Data Space Enable bit
1 = Program space visible in data space
$0=$ Program space not visible in data space
bit 1-0 Unimplemented: Read as ' 0 '

Note 1: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

### 3.6 Arithmetic Logic Unit (ALU)

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.
The ALU can perform 8 -bit or 16 -bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.
For information on the SR bits affected by each instruction, refer to the "16-bit MCU and DSC Programmer's Reference Manual" (DS70157).
The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16 -bit-divisor division.

### 3.6.1 MULTIPLIER

Using the high-speed 17-bit x 17-bit multiplier, the ALU supports unsigned, signed or mixed-sign operation in several MCU multiplication modes:

- 16 -bit x 16 -bit signed
- 16-bit x 16 -bit unsigned
- 16-bit signed x 5 -bit (literal) unsigned
- 16 -bit unsigned $\times 16$-bit unsigned
- 16-bit unsigned x 5 -bit (literal) unsigned
- 16 -bit unsigned $\times 16$-bit signed
- 8 -bit unsigned x 8 -bit unsigned


### 3.6.2 DIVIDER

The divide block supports 32 -bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in WO and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor ( Wn ) and any $W$ register (aligned) pair $(W(m+1)$ : $W m$ ) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

### 3.6.3 MULTI-BIT DATA SHIFTER

The multi-bit data shifter is capable of performing up to 16-bit arithmetic or logic right shifts, or up to 16 -bit left shifts in a single cycle. The source can be either a working register or a memory location.
The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of ' 0 ' does not modify the operand.

NOTES:

### 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Program Memory" (DS70203) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access of program memory from the data space during code execution.

### 4.1 Program Address Space

The program address memory space of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is 4 M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".
User application access to the program memory space is restricted to the lower half of the address range ( $0 \times 000000$ to $0 x 7 F F F F F$ ). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.
The memory map for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is shown in Figure 4-1.

FIGURE 4-1: PROGRAM MEMORY MAP FOR PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 DEVICES


### 4.1.1 PROGRAM MEMORY <br> ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address, as shown in Figure 4-2.
Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

### 4.1.2 INTERRUPT AND TRAP VECTORS

All PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices reserve the addresses between $0 \times 00000$ and $0 \times 000200$ for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at $0 \times 000000$, with the actual address for the start of code at $0 \times 000002$.
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices also have two interrupt vector tables, located from $0 \times 000004$ to $0 \times 0000 \mathrm{FF}$ and $0 \times 000100$ to $0 \times 0001 F F$. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION


### 4.2 Data Address Space

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU has a separate 16 -bit wide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps are shown in Figure 4-3 and Figure 4-4.
All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32 K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half ( $\mathrm{EA}<15>=1$ ) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement up to 8 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte is returned.

### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16 -bit wide blocks. Data is aligned in data memory and registers as 16 -bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with $\mathrm{PIC}^{\circledR}$ MCU devices and improve data space memory usage efficiency, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] results in a value of Ws + 1 for byte operations and Ws +2 for word operations.
A data byte read, reads the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.
All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8 -bit signed data to 16 -bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

### 4.2.3 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0x0000 to $0 \times 07 \mathrm{FF}$, is primarily occupied by Special Function Registers (SFRs). These are used by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 core and peripheral modules for controlling the operation of the device.
SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as ' 0 '.

| Note: | The actual set of peripheral features and <br> interrupts varies by the device. Refer to <br> the corresponding device tables and <br> pinout diagrams for device-specific <br> information. |
| :--- | :--- |

### 4.2.4 NEAR DATA SPACE

The 8 Kbyte area between $0 \times 0000$ and $0 \times 1$ FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16 -bit address field, or by using Indirect Addressing mode using a working register as an address pointer.

### 4.2.5 DMA RAM

The PIC24HJ32GP302/304 devices contain 1 Kbytes of dual ported DMA RAM located at the end of $X$ data space. The PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain 2 Kbytes of dual ported DMA RAM located at the end of $X$ data space, and is a part of $X$ data space. Memory locations in the DMA RAM space are accessible simultaneously by the CPU and the DMA controller module. DMA RAM is utilized by the DMA controller to store data to be transferred to various peripherals using DMA, as well as data transferred from various peripherals using DMA. The DMA RAM can be accessed by the DMA controller without having to steal cycles from the CPU.

When the CPU and the DMA controller attempt to concurrently write to the same DMA RAM location, the hardware ensures that the CPU is given precedence in accessing the DMA RAM location. Therefore, the DMA RAM provides a reliable means of transferring DMA data without ever having to stall the CPU.

Note: DMA RAM can be used for general purpose data storage if the DMA function is not required in an application.

FIGURE 4-3: DATA MEMORY MAP FOR PIC24HJ32GP302/304 DEVICES WITH 4 KB RAM

| 2 Kbyte SFR Space <br> 4 Kbyte SRAM Space <br> Optionally Mapped into Program Memory |  | MSb | LSb <br> Address <br> $0 \times 0000$ <br> 0x07FE <br> 0x0800 <br> 0x13FE <br> $0 \times 1400$ <br> 0x17FE <br> 0x1800 <br> $0 \times 8000$ <br> 0xFFFE | 6 Kbyte Near Data Space |
| :---: | :---: | :---: | :---: | :---: |

FIGURE 4-4: DATA MEMORY MAP FOR PIC24HJ128GP202/204, PIC24HJ64GP202/204, PIC24HJ128GP502/504 AND PIC24HJ64GP502/504 DEVICES WITH 8 KB RAM


### 4.3 Memory Organization Resources

Many useful resources related to Memory Organization are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwprod-ucts/Devices.aspx?dDoc-
Name=en534555

### 4.3.1 KEY RESOURCES

- Section 4. "Program Memory" (DS70203)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools
4.4 Special Function Register Maps
TABLE 4-1: CPU CORE REGISTERS MAP

| $\begin{array}{c}\text { SFR } \\ \text { Name }\end{array}$ | $\begin{array}{c}\text { SFR } \\ \text { Addr }\end{array}$ | Bit 15 | Bit 14 | Bit 13 | Bit 12 |
| :---: | :---: | :---: | :---: | :---: | :---: |

TABLE 4－2：CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP202／502，PIC24HJ64GP202／502 AND PIC24HJ32GP302

| SFR <br> Name | $\begin{aligned} & \text { SFR } \\ & \text { Addr } \end{aligned}$ | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CNEN1 | 0060 | CN15IE | CN14IE | CN131E | CN12IE | CN11IE | － | － | － | CN7IE | CN6IE | CN5IE | CN4IE | CN3IE | CN2IE | CN1IE | CNOIE | 0000 |
| CNEN2 | 0062 | － | CN30IE | CN29IE | － | CN27IE | － | － | CN24IE | CN231E | CN22IE | CN21IE | － | － | － | － | CN16IE | 0000 |
| CNPU1 | 0068 | CN15PUE | CN14PUE | CN13PUE | CN12PUE | CN11PUE | － | － | － | CN7PUE | CN6PUE | CN5PUE | CN4PUE | CN3PUE | CN2PUE | CN1PUE | CNOPUE | 0000 |
| CNPU2 | 006A | － | CN3OPUE | CN29PUE | － | CN27PUE | － | － | CN24PUE | CN23PUE | CN22PUE | CN21PUE | － | － | － | － | CN16PUE | 0000 |

TABLE 4－3：CHANGE NOTIFICATION REGISTER MAP FOR PIC24HJ128GP204／504，PIC24HJ64GP204／504 AND PIC24HJ32GP304

|  | : | ㅇ | 응 | 응 |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { 옹 } \\ & \stackrel{y}{1} \end{aligned}$ | $\left.\right\|_{\mathrm{O}} ^{\mathrm{O}}$ |  | $\left\lvert\, \begin{aligned} & \text { 山 } \\ & 0 \\ & 0 \\ & 0 \\ & \vdots \end{aligned}\right.$ |  |
| $\begin{aligned} & \pm \\ & \vdots \end{aligned}$ |  | $\frac{\underset{\sim}{\underset{~}{~}}}{\underset{U}{\prime}}$ |  | $\begin{aligned} & \text { س } \\ & \stackrel{\rightharpoonup}{n} \\ & \underset{\sim}{乙} \end{aligned}$ |
| $\underset{\sim}{\underset{\sim}{*}}$ | $\mid \underset{\sim}{\underset{\sim}{\mathrm{N}}}$ | $\begin{aligned} & \frac{\omega}{\bar{\omega}} \\ & \stackrel{\Sigma}{\zeta} \end{aligned}$ | $\begin{array}{\|l} \mathrm{u} \\ \mathbf{0} \\ \underset{\sim}{\mathrm{~N}} \end{array}$ |  |
| $\stackrel{m}{\stackrel{\sim}{ \pm}}$ | $\left\lvert\, \begin{aligned} & \frac{\mathrm{m}}{\mathbf{N}} \\ & \underset{\mathrm{Z}}{ } \end{aligned}\right.$ | $\frac{\omega}{\bar{\sigma}}$ |  |  |
| $\begin{aligned} & \pm \\ & \stackrel{ \pm}{*} \end{aligned}$ |  | $\begin{aligned} & \mathrm{w} \\ & \bar{\partial} \\ & \underset{\mathrm{~N}}{2} \end{aligned}$ |  | $\begin{aligned} & \underset{\sim}{\mathrm{u}} \\ & \underset{\mathrm{O}}{2} \\ & \underset{\sim}{\mathrm{z}} \end{aligned}$ |
| $\begin{aligned} & \text { م } \\ & \stackrel{+}{i} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \underline{\omega} \\ & \sum_{0}^{n} \end{aligned}\right.$ | $\frac{\underset{\sim}{\underset{~}{\Sigma}}}{}$ | $\begin{aligned} & \text { 山 } \\ & \overrightarrow{0} \\ & 0 \\ & \mathbf{n}_{0} \end{aligned}$ | $\begin{aligned} & \underset{\sim}{u} \\ & \underset{\sim}{N} \\ & \underset{\sim}{\Sigma} \end{aligned}$ |
| $\begin{aligned} & \bullet \\ & \stackrel{ \pm}{\mathbf{n}} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \frac{\mathrm{w}}{0} \\ & \stackrel{\mathrm{O}}{2} \end{aligned}\right.$ | $\begin{aligned} & \underset{\sim}{\underset{\sim}{\sim}} \\ & \mathrm{U}_{1} \end{aligned}$ |  |  |
| $\begin{aligned} & \text { N } \\ & \stackrel{\rightharpoonup}{\mathbf{n}} \end{aligned}$ | $\underset{\mathrm{U}}{\stackrel{\mathrm{Z}}{\lambda}}$ | $\begin{aligned} & \underset{\sim}{\mathbf{N}} \\ & \underset{\sim}{\mathbf{U}} \end{aligned}$ |  | $\begin{aligned} & \text { س } \\ & \underset{\sim}{n} \\ & \underset{\sim}{\sim} \end{aligned}$ |
| $\begin{aligned} & \stackrel{\infty}{ \pm} \\ & \stackrel{ \pm}{4} \end{aligned}$ | $\left\lvert\, \begin{aligned} & \frac{\mathrm{w}}{00} \\ & \sum_{\circlearrowright} \end{aligned}\right.$ | $\begin{aligned} & \underset{\sim}{\underset{~}{~}} \\ & \underset{\sim}{z} \end{aligned}$ | $\begin{array}{\|l\|l} \underset{\sim}{u} \\ \underset{0}{\infty} \\ \sum_{0} \end{array}$ | $\begin{aligned} & \text { س } \\ & \underset{\sim}{j} \\ & \underset{\sim}{\sim} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \text { の } \\ & \stackrel{t}{0} \end{aligned}$ | $\frac{\mathrm{w}}{\overline{\mathrm{o}}}$ | $\begin{aligned} & \mathbf{w} \\ & \stackrel{N}{N} \\ & \underset{U}{\mathbf{u}} \end{aligned}$ | $\begin{array}{\|l} \text { 山 } \\ \mathbf{0} \\ \mathbf{0} \\ \mathbf{y} \end{array}$ | $\begin{aligned} & \mathrm{w} \\ & \vec{\lambda} \\ & 0 \\ & N \\ & \end{aligned}$ |
| $\begin{aligned} & \text { 은 } \\ & \stackrel{4}{4} \end{aligned}$ | $\left\lvert\, \frac{\ddot{\sigma}}{\overline{\mathrm{z}}}\right.$ | $\begin{aligned} & \mathbf{w} \\ & \bar{\theta} \\ & \underset{\sim}{\mathbf{u}} \end{aligned}$ |  | $\begin{aligned} & \text { س } \\ & \underset{0}{\mathbf{0}} \\ & \underset{\sim}{\mathrm{U}} \end{aligned}$ |
|  |  | $\begin{aligned} & \underset{\sim}{\mathrm{N}} \\ & \underset{\sim}{\mathrm{U}} \end{aligned}$ |  |  |
| $\begin{aligned} & \text { N } \\ & \stackrel{\sim}{\omega} \end{aligned}$ | $\frac{\underset{\mathrm{u}}{\mathrm{~N}}}{\stackrel{\rightharpoonup}{\mathrm{U}}}$ | $\begin{aligned} & \underset{\sim}{w} \\ & \underset{\sim}{\underset{\sim}{2}} \end{aligned}$ | $\begin{array}{\|l\|} \hline \stackrel{\rightharpoonup}{\lambda} \\ \stackrel{\rightharpoonup}{N} \\ \underset{\sim}{乙} \end{array}$ | $\begin{aligned} & \mathrm{u} \\ & \underset{\sim}{0} \\ & \mathbf{0}_{0} \\ & \underset{U}{\mathrm{~J}} \\ & \hline \end{aligned}$ |
| $\begin{aligned} & \stackrel{m}{\vdots} \\ & \stackrel{N}{\infty} \end{aligned}$ | $\frac{\underline{\omega}}{\overline{\mathrm{m}}}$ | $\begin{aligned} & \underset{\sim}{\sigma} \\ & \underset{U}{\mathbf{N}} \end{aligned}$ | $\begin{aligned} & \text { 山 } \\ & \underset{\sim}{m} \\ & \underset{\sim}{c} \\ & \underset{\sim}{c} \end{aligned}$ | $\begin{aligned} & \text { 山 } \\ & \text { N } \\ & \underset{\sim}{N} \\ & \underset{乙}{2} \end{aligned}$ |
| $\begin{aligned} & \pm \\ & \pm \\ & \stackrel{ \pm}{\mathbf{n}} \end{aligned}$ | $\frac{\underset{J}{\underset{~}{J}}}{}$ | $\begin{aligned} & \text { w } \\ & \bar{o} \\ & \text { ָ̀己 } \end{aligned}$ | $\begin{aligned} & \mathrm{u} \\ & \stackrel{\rightharpoonup}{\mathrm{~g}} \\ & \stackrel{\rightharpoonup}{\mathrm{~J}} \end{aligned}$ |  |
|  | $\frac{\mathrm{w}}{\frac{\mathrm{~N}}{\mathrm{~N}}}$ | 1 |  | 1 |
| $\stackrel{\sim}{\omega}$ | O | No | $\begin{array}{\|l} \infty \\ \hline 0 \\ \hline 8 \end{array}$ | $\begin{aligned} & \overleftrightarrow{O} \\ & \hline \mathbf{O} \end{aligned}$ |
| $\stackrel{\text { 足 }}{\stackrel{0}{\omega}} \underset{\sim}{\pi}$ | ${\underset{\sim}{u}}_{\underset{u}{2}}$ | $\underset{\text { N }}{\underset{\sim}{\mathrm{U}}}$ | $\frac{5}{n}$ | $\begin{aligned} & \text { N } \\ & \text { Ǹ } \\ & \text { Z } \end{aligned}$ |

TABLE 4-4: INTERRUPT CONTROLLER REGISTER MAP

TIMER REGISTER MAP



## TABLE 4-8: I2C1 REGISTER MAP

| SFR Name | $\begin{aligned} & \text { SFR } \\ & \text { Addr } \end{aligned}$ | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2C1RCV | 0200 | - | - | - | - | - | - | - | - | Receive Register |  |  |  |  |  |  |  | 0000 |
| I2C1TRN | 0202 | - | - | - | - | - | - | - | - | Transmit Register |  |  |  |  |  |  |  | 00FF |
| I2C1BRG | 0204 | - | - | - | - | - | - | - | Baud Rate Generator Register |  |  |  |  |  |  |  |  | 0000 |
| 12C1CON | 0206 | I2CEN | - | I2CSIDL | SCLREL | IPMIEN | A10M | DISSLW | SMEN | GCEN | STREN | ACKDT | ACKEN | RCEN | PEN | RSEN | SEN | 1000 |
| I2C1STAT | 0208 | ACKSTAT | TRSTAT | - | - | - | BCL | GCSTAT | ADD10 | IWCOL | I2COV | D_A | P | S | R_W | RBF | TBF | 0000 |
| I2C1ADD | 020A | - | - | - | - | - | - | Address Register |  |  |  |  |  |  |  |  |  | 0000 |
| I2C1MSK | 020C | - | - | - | - | - | - | Address Mask Register |  |  |  |  |  |  |  |  |  | 0000 |

TABLE 4-10: UART2 REGISTER MAP

| SFR Name | $\begin{aligned} & \text { SFR } \\ & \text { Addr } \end{aligned}$ | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| U2MODE | 0230 | UARTEN | - | USIDL | IREN | RTSMD | - | UEN1 | UENO | WAKE | LPBACK | ABAUD | URXINV | BRGH | PDS | <1:0> | STSEL | 0000 |
| U2STA | 0232 | UTXISEL1 | UTXINV | UTXISELO | - | UTXBRK | UTXEN | UTXBF | TRMT | URXISEL<1:0> |  | ADDEN | RIDLE | PERR | FERR | OERR | URXDA | 0110 |
| U2TXREG | 0234 | - | - | - | - | - | - | - | UTX8 | UART Transmit Register |  |  |  |  |  |  |  | xxxx |
| U2RXREG | 0236 | - | - | - | - | - | - | - | URX8 | UART Receive Register |  |  |  |  |  |  |  | 0000 |
| U2BRG | 0238 | Baud Rate Generator Prescaler |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

Legend: $\mathrm{x}=$ unknown value on Reset, — = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
Legend: $\quad x=$ unknown value on Reset, $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-12: SPI2 REGISTER MAP

| SFR Name | SFR <br> Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI2STAT | 0260 | SPIEN | - | SPISIDL | - | - | - | - | - | - | SPIROV | - | - | - | - | SPITBF | SPIRBF | 0000 |
| SPI2CON1 | 0262 | - | - | - | DISSCK | DISSDO | MODE16 | SMP | CKE | SSEN | CKP | MSTEN |  | RE<2 |  | PPR | <1:0> | 0000 |
| SPI2CON2 | 0264 | FRMEN | SPIFSD | FRMPOL | - | - | - | - | - | - | - | - | - | - | - | FRMDLY | - | 0000 |
| SPI2BUF | 0268 | SPI2 Transmit and Receive Buffer Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

Legend: $\quad \mathrm{x}=$ unknown value on Reset, $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-13: ADC1 REGISTER MAP FOR PIC24HJ64GP202/502, PIC24HJ128GP202/502 AND PIC24HJ32GP302

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1BUF0 | 0300 | ADC Data Buffer 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| AD1CON1 | 0320 | ADON | - | ADSIDL | ADDMABM | - | AD12B | FORM<1:0>CHPS<1:0> |  | SSRC<2:0> |  |  | - | SIMSAM | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 0322 | VCFG<2:0> |  |  | - | - | CSCNA |  |  | BUFS | - | SMPI<3:0> |  |  |  | BUFM | ALTS | 0000 |
| AD1CON3 | 0324 | ADRC | - | - | SAMC<4:0> |  |  |  |  | ADCS<7:0> |  |  |  |  |  |  |  | 0000 |
| AD1CHS123 | 0326 | - | - | - | - | - | CH123NB<1:0> |  | CH123SB | - | - | - | - | - | CH123 | A<1:0> | CH123SA | 0000 |
| AD1CHS0 | 0328 | CHONB | - | - | CHOSB<4:0> |  |  |  |  | CHONA | - | - | CHOSA<4:0> |  |  |  |  | 0000 |
| AD1PCFGL | 032C | - | - | - | PCFG12 | PCFG11 | PCFG10 | PCFG9 | - | - | - | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000 |
| AD1CSSL | 0330 | - | - | - | CSS12 | CSS11 | CSS10 | CSS9 | - | - | - | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | CSSO | 0000 |
| AD1CON4 | 0332 | - | - | - | - | - | - | - | - | - | - | - | - | - | DMABL<2:0> |  |  | 0000 |

TABLE 4-14: ADC1 REGISTER MAP FOR PIC24HJ64GP204/504, PIC24HJ128GP204/504 AND PIC24HJ32GP304

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC1BUF0 | 0300 | ADC Data Buffer 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| AD1CON1 | 0320 | ADON | - | ADSIDL | ADDMABM | - | AD12B | FORM<1:0> |  | SSRC<2:0> |  |  | - | SIMSAM | ASAM | SAMP | DONE | 0000 |
| AD1CON2 | 0322 | VCFG<2:0> |  |  | - | - | CSCNA | CHP | <1:0> | BUFS | - | SMP\|<3:0> |  |  |  | BUFM | ALTS | 0000 |
| AD1CON3 | 0324 | ADRC | - | - | SAMC<4:0> |  |  |  |  | ADCS<7:0> |  |  |  |  |  |  |  | 0000 |
| AD1CHS123 | 0326 | - | - | - | - | - | CH123N | $\mathrm{B}<1: 0>$ | CH123SB | - | - | - | - | - | CH123 | A<1:0> | CH123SA | 0000 |
| AD1CHS0 | 0328 | CHONB | - | - | CHOSB<4:0> |  |  |  |  | CHONA | - | - | CHOSA<4:0> |  |  |  |  | 0000 |
| AD1PCFGL | 032C | - | - | - | PCFG12 | PCFG11 | PCFG10 | PCFG9 | PCFG8 | PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0000 |
| AD1CSSL | 0330 | - | - | - | CSS12 | CSS11 | CSS10 | CSS9 | CSS8 | CSS7 | CSS6 | CSS5 | CSS4 | CSS3 | CSS2 | CSS1 | csso | 0000 |
| AD1CON4 | 0332 | - | - | - | - | - | - | - | - | - | - | - | - | - | DMABL<2:0> |  |  | 0000 |



| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{array}{\|c} \text { All } \\ \text { Resets } \end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMA5PAD | 03C4 | PAD<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA5CNT | 03C6 | - | - | - | - | - | - | CNT<9:0> |  |  |  |  |  |  |  |  |  | 0000 |
| DMA6CON | 03C8 | CHEN | SIZE | DIR | HALF | NULLW | - | - | - | - | - | AMOD | E<1:0> | - | - | MODE | <1:0> | 0000 |
| DMA6REQ | 03CA | FORCE | - | - | - | - | - | - | - | - | IRQSEL<6:0> |  |  |  |  |  |  | 0000 |
| DMA6STA | 03CC | STA<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA6STB | 03CE | STB<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA6PAD | 03D0 | PAD<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA6CNT | 03D2 | - | - | - | - | - | - | CNT<9:0> |  |  |  |  |  |  |  |  |  | 0000 |
| DMA7CON | 03D4 | CHEN | SIZE | DIR | HALF | NULLW | - | - | - | - | - | AMOD | E<1:0> | - | - | MODE | <1:0> | 0000 |
| DMA7REQ | 03D6 | FORCE | - | - | - | - | - | - | - | - | IRQSEL<6:0> |  |  |  |  |  |  | 0000 |
| DMA7STA | 03D8 | STA<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA7STB | 03DA | STB<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA7PAD | 03DC | PAD<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| DMA7CNT | 03DE | - | - | - | - | - | - | CNT<9:0> |  |  |  |  |  |  |  |  |  | 0000 |
| DMACSO | 03E0 | PWCOL7 | PWCOL6 | PWCOL5 | PWCOL4 | PWCOL3 | PWCOL2 | PWCOL1 | PWCOLO | XWCOL7 | XWCOL6 | XWCOL5 | XWCOL4 | XWCOL3 | XWCOL2 | XWCOL1 | xWCOLO | 0000 |
| DMACS1 | 03E2 | - | - | - | - | LSTCH<3:0> |  |  |  | PPST7 | PPST6 | PPST5 | PPST4 | PPST3 | PPST2 | PPST1 | PPST0 | 0000 |
| DSADR | 03E4 | DSADR<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
TABLE 4-16: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 OR 1 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C1CTRL1 | 0400 | - | - | CSIDL | ABAT | - | REQOP<2:0> |  |  | OPMODE<2:0> |  |  | - | CANCAP | - | - | WIN | 0480 |
| C1CTRL2 | 0402 | - | - | - | - | - | - | - | - | ICODE<6:0> |  |  |  |  |  |  |  | 0000 |
| C1VEC | 0404 | - | - | - | FILHIT<4:0> |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
| C1FCTRL | 0406 | DMABS<2:0> |  |  | - | - | - | - | - | - | - | - | FSA<4:0> |  |  |  |  | 0000 |
| C1FIFO | 0408 | - | - | FBP<5:0> |  |  |  |  |  | - | - | FNRB<5:0> |  |  |  |  |  | 0000 |
| C1INTF | 040A | - | - | TXBO | TXBP | RXBP | TXWAR | RXWAR | EWARN | IVRIF | WAKIF | ERRIF | - | FIFOIF | RBOVIF | RBIF | TBIF | 0000 |
| C1INTE | 040C | - | - | - | - | - | - | - | - | IVRIE | WAKIE | ERRIE | - | FIFOIE | RBOVIE | RBIE | TBIE | 0000 |
| C1EC | 040E | TERRCNT<7:0> |  |  |  |  |  |  |  | RERRCNT<7:0> |  |  |  |  |  |  |  | 0000 |
| C1CFG1 | 0410 | - | - | - | - | - | - | - | - | SJW < 1:0> |  | BRP <5:0> |  |  |  |  |  | 0000 |
| C1CFG2 | 0412 | - | WAKFIL | - | - | - | SEG2PH<2:0> |  |  | SEG2PHTS | SAM | SEG1PH<2:0> |  |  | PRSEG<2:0> |  |  | 0000 |
| C1FEN1 | 0414 | FLTEN15 | FLTEN14 | FLTEN13 | FLTEN12 | FLTEN11 | FLTEN10 | FLTEN9 | FLTEN8 | FLTEN7 | FLTEN6 | FLTEN5 | FLTEN4 | FLTEN3 | FLTEN2 | FLTEN1 | FLTEN0 | FFFF |
| C1FMSKSEL1 | 0418 | F7MSK<1:0> |  | F6MSK<1:0> |  | F5MSK<1:0> |  | F4MSK<1:0> |  | F3MSK<1:0> |  | F2MSK<1:0> |  | F1MSK<1:0> |  | FOMSK<1:0> |  | 0000 |
| C1FMSKSEL2 | 041A | F15MSK<1:0> |  | F14MSK<1:0> |  | F13MSK<1:0> |  | F12MSK<1:0> |  | F11MSK<1:0> |  | F10MSK<1:0> |  | F9MSK<1:0> |  | F8MSK<1:0> |  | 0000 |

TABLE 4-17: ECAN1 REGISTER MAP WHEN C1CTRL1.WIN = 0 (FOR PIC24HJ128GP502/504 AND PIC24HJ64GP502/504)

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \text { 0400- } \\ & 041 \mathrm{E} \end{aligned}$ | See definition when WIN $=\mathrm{x}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C1RXFUL1 | 0420 | RXFUL15 | RXFUL14 | RXFUL13 | RXFUL12 | RXFUL11 | RXFUL10 | RXFUL9 | RXFUL8 | RXFUL7 | RXFUL6 | RXFUL5 | RXFUL4 | RXFUL3 | RXFUL2 | RXFUL1 | RXFULO | 0000 |
| C1RXFUL2 | 0422 | RXFUL31 | RXFUL30 | RXFUL29 | RXFUL28 | RXFUL27 | RXFUL26 | RXFUL25 | RXFUL24 | RXFUL23 | RXFUL22 | RXFUL21 | RXFUL20 | RXFUL19 | RXFUL18 | RXFUL17 | RXFUL16 | 0000 |
| C1RXOVF1 | 0428 | RXOVF15 | RXOVF14 | RXOVF13 | RXOVF12 | RXOVF11 | RXOVF10 | RXOVF9 | RXOVF8 | RXOVF7 | RXOVF6 | RXOVF5 | RXOVF4 | RXOVF3 | RXOVF2 | RXOVF1 | RXOVFO | 0000 |
| C1RXOVF2 | 042A | RXOVF31 | RXOVF30 | RXOVF29 | RXOVF28 | RXOVF27 | RXOVF26 | RXOVF25 | RXOVF24 | RXOVF23 | RXOVF22 | RXOVF21 | RXOVF20 | RXOVF19 | RXOVF18 | RXOVF17 | RXOVF16 | 0000 |
| C1TR01CON | 0430 | TXEN1 | TXABT1 | TXLARB1 | TXERR1 | TXREQ1 | RTREN1 | TX1PR1<1:0> |  | TXENO | TXABTO | TXLARB0 | TXERRO | TXREQ0 | RTRENO | TXOPR | R1<1:0> | 0000 |
| C1TR23CON | 0432 | TXEN3 | TXABT3 | TXLARB3 | TXERR3 | TXREQ3 | RTREN3 | TX3PR1<1:0> |  | TXEN2 | TXABT2 | TXLARB2 | TXERR2 | TXREQ2 | RTREN2 | TX2PR | R1<1:0> | 0000 |
| C1TR45CON | 0434 | TXEN5 | TXABT5 | TXLARB5 | TXERR5 | TXREQ5 | RTREN5 | TX5PR1<1:0> |  | TXEN4 | TXABT4 | TXLARB4 | TXERR4 | TXREQ4 | RTREN4 | TX4PR | R1<1:0> | 0000 |
| C1TR67CON | 0436 | TXEN7 | TXABT7 | TXLARB7 | TXERR7 | TXREQ7 | RTREN7 | TX7PR1<1:0> |  | TXEN6 | TXABT6 | TXLARB6 | TXERR6 | TXREQ6 | RTREN6 | TX6PR | R 11:0> | 0000 |
| C1RXD | 0440 | Received Data Word |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
| C1TXD | 0442 | Transmit Data Word |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |

Legend: $\mathrm{x}=$ unknown value on Reset, $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.

| 〒亮 | 焲 | O | 앙 | 앙 | $\stackrel{\times}{\times}$ | ＊ | $\stackrel{\times}{\chi}$ | $\stackrel{\times}{\times} \times$ | $\stackrel{\times}{\times}$ | ${ }^{\text {k }}$ |  |  |  |  |  | － |  |  | ${\underset{x}{x}}_{x}^{x}$ |  |  |  |  |  |  |  |  |  |  |  | － |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

TABLE 4－18：ECAN1 REGISTER MAP WHEN C1CTRL1．WIN＝ 1 （FOR PIC24HJ128GP502／504 AND PIC24HJ64GP502／504）（CONTINUED）

| File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C1RXF11SID | 046C | SID＜10：3＞ |  |  |  |  |  |  |  | SID＜2：0＞ |  |  | － | EXIDE | － | EID＜17：16＞ |  | xxxx |
| C1RXF11EID | 046E | EID＜15：8＞ |  |  |  |  |  |  |  | EID＜7：0＞ |  |  |  |  |  |  |  | xxxx |
| C1RXF12SID | 0470 | SID＜10：3＞ |  |  |  |  |  |  |  | SID＜2：0＞ |  |  | － | EXIDE | － | EID | ：16＞ | xxxx |
| C1RXF12EID | 0472 | EID＜15：8＞ |  |  |  |  |  |  |  | EID＜7：0＞ |  |  |  |  |  |  |  | xxxx |
| C1RXF13SID | 0474 | SID＜10：3＞ |  |  |  |  |  |  |  | SID＜2：0＞ |  |  | － | EXIDE | － | EID | ：16＞ | xxxx |
| C1RXF13EID | 0476 | EID＜15：8＞ |  |  |  |  |  |  |  | EID＜7：0＞ |  |  |  |  |  |  |  | xxxx |
| C1RXF14SID | 0478 | SID＜10：3＞ |  |  |  |  |  |  |  | SID＜2：0＞ |  |  | － | EXIDE | － | EID | ：16＞ | xxxx |
| C1RXF14EID | 047A | EID＜15：8＞ |  |  |  |  |  |  |  | EID＜7：0＞ |  |  |  |  |  |  |  | xxxx |
| C1RXF15SID | 047C | SID＜10：3＞ |  |  |  |  |  |  |  | SID＜2：0＞ |  |  | － | EXIDE | － | EID | 7：16＞ | xxxx |
| C1RXF15EID | 047E | EID＜15：8＞ |  |  |  |  |  |  |  | EID＜7：0＞ |  |  |  |  |  |  |  | xxxx |

[^0]0\mathrm{ '
bit 6-4 SPI1EIP<2:0>: SPI1 Error Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
-
001 = Interrupt is priority 1
0 0 0 = Interrupt source is disabled
bit 3 Unimplemented: Read as '0'
bit 2-0 T3IP<2:0>: Timer3 Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
•
•
001 = Interrupt is priority 1
000 = Interrupt source is disabled

```

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & DMA1IP<2:0> & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccc|c|cccc|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & & AD1IP<2:0> & - & & U1TXIP<2:0> & \\
\hline bit 7 & & & & & \\
\hline
\end{tabular}

\section*{Legend:}

bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 DMA1IP<2:0>: DMA Channel 1 Data Transfer Complete Interrupt Priority bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled
bit \(7 \quad\) Unimplemented: Read as ' 0 '
bit 6-4 AD1IP<2:0>: ADC1 Conversion Complete Interrupt Priority bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled
bit \(3 \quad\) Unimplemented: Read as ' 0 '
bit 2-0 U1TXIP<2:0>: UART1 Transmitter Interrupt Priority bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as '0' \\
\hline \multirow[t]{7}{*}{bit 14-12} & CNIP<2:0> : Change Notification Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 10-8} & CMIP<2:0>: Comparator Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 6-4} & MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 3 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 2-0} & SI2C1IP<2:0>: I2C1 Slave Events Interrupt Priority bits \\
\hline & 111 = Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline
\end{tabular}

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5
\begin{tabular}{|c|ccc|c|cccc|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & & \(I C 8 I P<2: 0>\) & & - & & IC7IP<2:0> & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|ccc|}
\hline U-0 & U-1 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & INT1IP<2:0> & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemen & s ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(\mathrm{x}=\mathrm{Bit}\) is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline & \\
\hline bit 14-12 & \begin{tabular}{l}
IC8IP<2:0>: Input Capture Channel 8 Interrupt Priority bits \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as '0' \\
\hline bit 10-8 & \begin{tabular}{l}
IC7IP<2:0>: Input Capture Channel 7 Interrupt Priority bits \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7-3 & Unimplemented: Read as ' 0 ' \\
\hline bit 2-0 & INT1IP<2:0>: External Interrupt 1 Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & \[
\begin{aligned}
& 001=\text { Interrupt is priority } 1 \\
& 000=\text { Interrupt source is disabled }
\end{aligned}
\] \\
\hline
\end{tabular}

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & & T4IP<2:0> & & - & \multicolumn{3}{|c|}{OC4IP<2:0>} \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & & OC3IP<2:0> & & - & & A2IP<2: & \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
```

bit 15 Unimplemented: Read as '0'
bit 14-12 T4IP<2:0>: Timer4 Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
-
\bullet
001 = Interrupt is priority 1
0 0 0 = Interrupt source is disabled
bit 11 Unimplemented: Read as '0'
bit 10-8 OC4IP<2:0>: Output Compare Channel }4\mathrm{ Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
•
•
001 = Interrupt is priority 1
000= Interrupt source is disabled
bit $7 \quad$ Unimplemented: Read as ' 0 '
bit 6-4 OC3IP<2:0>: Output Compare Channel }3\mathrm{ Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
\bullet
\bullet
001 = Interrupt is priority 1
000= Interrupt source is disabled
bit 3 Unimplemented: Read as '0'
bit 2-0 DMA2IP<2:0>: DMA Channel 2 Data Transfer Complete Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
-
•
001 = Interrupt is priority 1
000= Interrupt source is disabled

```

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7
\begin{tabular}{|c|ccc|c|cccc|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & & U2TXIP<2:0> & - & & U2RXIP<2:0> & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccc|c|cccc|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & & INT2IP<2:0> & - & & T5IP<2:0> & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as ' 0 ' \\
\hline bit 14-12 & \begin{tabular}{l}
U2TXIP<2:0>: UART2 Transmitter Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10-8 & \begin{tabular}{l}
U2RXIP<2:0>: UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline bit 6-4 & \begin{tabular}{l}
INT2IP<2:0>: External Interrupt 2 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline bit 3 & Unimplemented: Read as ' 0 ' \\
\hline bit 2-0 & \begin{tabular}{l}
T5IP<2:0>: Timer5 Interrupt Priority bits \\
\(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\(001=\) Interrupt is priority 1 \\
\(000=\) Interrupt source is disabled
\end{tabular} \\
\hline
\end{tabular}

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & & \(\mathrm{C} 1 \mathrm{IP}<2: 0>{ }^{(1)}\) & & - & \multicolumn{3}{|c|}{C1RXIP<2:0>(1)} \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & & SPI2IP<2:0> & & - & & \(2 \mathrm{IP}<2\) : & \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemente & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
```

bit 15 Unimplemented: Read as '0'
bit 14-12 C1IP<2:0>: ECAN1 Event Interrupt Priority bits (1)
111 = Interrupt is priority 7 (highest priority interrupt)
•
•
\bullet
001 = Interrupt is priority 1
000 = Interrupt source is disabled
bit 11 Unimplemented: Read as '0'
bit 10-8 C1RXIP<2:0>: ECAN1 Receive Data Ready Interrupt Priority bits }\mp@subsup{}{}{(1)
111 = Interrupt is priority 7 (highest priority interrupt)
•
\bullet
•
001 = Interrupt is priority 1
000= Interrupt source is disabled
bit 7 Unimplemented: Read as ' }0\mathrm{ '
bit 6-4 SPI2IP<2:0>: SPI2 Event Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
-
-
001 = Interrupt is priority 1
0 0 0 = Interrupt source is disabled
bit 3 Unimplemented: Read as '0'
bit 2-0 SPI2EIP<2:0>: SPI2 Error Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
-
•
001 = Interrupt is priority 1
000 = Interrupt source is disabled

```

Note 1: Interrupts disabled on devices without ECAN \({ }^{\text {TM }}\) modules.

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|ccc|}
\hline \multicolumn{9}{|c|}{\(\mathrm{U}-0\)} \\
- & - & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline bit 7 & & - & - & & DMA3IP<2:0> & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown \(\quad\).
bit 15-3 Unimplemented: Read as ' 0 '
bit 2-0 DMA3IP<2:0>: DMA Channel 3 Data Transfer Complete Interrupt Priority bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled

REGISTER 7-25: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11
\begin{tabular}{|l|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & DMA4IP<2:0> & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccc|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & & PMPIP<2:0> & - & - & - & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
\begin{tabular}{ll} 
bit 15-11 & Unimplemented: Read as ' 0 ' \\
bit 10-8 & DMA4IP<2:0>: DMA Channel 4 Data Transfer Complete Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
bit 7 & \(000=\) Interrupt source is disabled \\
bit 6-4 & Unimplemented: Read as ' 0 ' \\
& PMPIP<2:0>: Parallel Master Port Interrupt Priority bits \\
& \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
& - \\
& - \\
& \(001=\) Interrupt is priority 1 \\
& \(000=\) Interrupt source is disabled \\
bit 3-0 & Unimplemented: Read as ' 0 '
\end{tabular}

\section*{REGISTER 7-26: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15}
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & RTCIP<2:0> & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccc|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & DMA5IP<2:0> & - & - & - & - \\
\hline bit 7 & & & & \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(\quad\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 RTCIP<2:0>: Real-Time Clock and Calendar Interrupt Flag Status bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled
bit \(7 \quad\) Unimplemented: Read as ' 0 '
bit 6-4 DMA5IP<2:0>: DMA Channel 5 Data Transfer Complete Interrupt Priority bits
\(111=\) Interrupt is priority 7 (highest priority interrupt)
-
-
-
\(001=\) Interrupt is priority 1
\(000=\) Interrupt source is disabled
bit 3-0 Unimplemented: Read as ' 0 '

REGISTER 7-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline - & & CRCIP<2:0> & & - & \multicolumn{3}{|c|}{U2EIP<2:0>} \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & & U1EIP<2:0> & & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
```

bit 15 Unimplemented: Read as '0'
bit 14-12 CRCIP<2:0>: CRC Generator Error Interrupt Flag Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
-
•
001 = Interrupt is priority 1
000= Interrupt source is disabled
bit 11 Unimplemented: Read as '0'
bit 10-8 U2EIP<2:0>: UART2 Error Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
•
•
\bullet
001 = Interrupt is priority 1
000= Interrupt source is disabled
bit 7 Unimplemented: Read as ' }0\mathrm{ '
bit 6-4 U1EIP<2:0>: UART1 Error Interrupt Priority bits
111 = Interrupt is priority 7 (highest priority interrupt)
-
•
001 = Interrupt is priority 1
000= Interrupt source is disabled

```
bit 3-0 Unimplemented: Read as ' 0 '

\section*{REGISTER 7-28: IPC17: INTERRUPT PRIORITY CONTROL REGISTER 17}
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & C1TXIP<2:0>(1) & \\
\hline bit 15 & & \\
\hline
\end{tabular}
\begin{tabular}{|l|lclc|cccc|}
\hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & DMA7IP<2:0> & - & & DMA6IP<2:0> & \\
\hline bit 7 & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-11 & Unimplemented: Read as '0' \\
\hline \multirow[t]{7}{*}{bit 10-8} & C1TXIP<2:0>: ECAN1 Transmit Data Request Interrupt Priority bits \({ }^{(1)}\) \\
\hline & 111 = Interrupt is priority 7 (highest priority interrupt) \\
\hline &  \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 7 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 6-4} & DMA7IP<2:0> : DMA Channel 7 Data Transfer Complete Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline bit 3 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 2-0} & DMA6IP<2:0>: DMA Channel 6 Data Transfer Complete Interrupt Priority bits \\
\hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(001=\) Interrupt is priority 1 \\
\hline & \(000=\) Interrupt source is disabled \\
\hline
\end{tabular}

Note 1: Interrupts disabled on devices without ECAN \({ }^{\text {TM }}\) modules.

REGISTER 7-29: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER
\begin{tabular}{|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & R-0 & R-0 & R-0 & R-0 \\
\hline- & - & - & - & & ILR<3:0> & \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccccccc|}
\hline U-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline- & & & VECNUM<6:0> & & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-12 & Unimplemented: Read as ' 0 ' \\
bit 11-8 & ILR: New CPU Interrupt Priority Level bits \\
& 1111 = CPU Interrupt Priority Level is 15 \\
& - \\
& \(0001=\) CPU Interrupt Priority Level is 1 \\
bit 7 & \(0000=\) CPU Interrupt Priority Level is 0 \\
bit \(6-0\) & Unimplemented: Read as ' 0 ' \\
& VECNUM: Vector Number of Pending Interrupt bits \\
& \(0111111=\) Interrupt Vector pending is number 135 \\
& - \\
& - \\
& \(0000001=\) Interrupt Vector pending is number 9 \\
& \(0000000=\) Interrupt Vector pending is number 8
\end{tabular}

\subsection*{7.6 Interrupt Setup Procedures}

\subsection*{7.6.1 INITIALIZATION}

To configure an interrupt source at initialization:
1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
2. Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level depends on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.
Note: At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.
3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

\subsection*{7.6.2 INTERRUPT SERVICE ROUTINE}

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language ( \(C\) or assembler) and the language development tool suite used to develop the application.
In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the program re-enters the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

\subsection*{7.6.3 TRAP SERVICE ROUTINE}

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

\subsection*{7.6.4 INTERRUPT DISABLE}

All user interrupts can be disabled using this procedure:
1. Push the current \(S R\) value onto the software stack using the PUSH instruction.
2. Force the CPU to priority level 7 by inclusive ORing the value \(0 x O E\) with \(S R L\).
To enable user interrupts, the POP instruction can be used to restore the previous SR value.
Note: Only user interrupts with a priority level of 7 or lower can be disabled. Trap sources (level 8-level 15) cannot be disabled.
The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

\subsection*{8.0 DIRECT MEMORY ACCESS (DMA)}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Direct Memory Access (DMA) is a very efficient mechanism of copying data between peripheral SFRs (e.g., UART Receive register, Input Capture 1 buffer), and buffers or variables stored in RAM, with minimal CPU intervention. The DMA controller can automatically copy entire blocks of data without requiring the user software to read or write the peripheral Special Function Registers (SFRs) every time a peripheral interrupt occurs. The DMA controller uses a dedicated bus for data transfers and therefore, does not steal cycles from the code execution flow of the CPU. To exploit the DMA capability, the corresponding user buffers or variables must be located in DMA RAM.
The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 peripherals that can utilize DMA are listed in Table 8-1.

TABLE 8-1: DMA CHANNEL TO PERIPHERAL ASSOCIATIONS
\begin{tabular}{|c|c|c|c|}
\hline Peripheral to DMA Association & DMAxREQ Register IRQSEL<6:0> Bits & DMAxPAD Register Values to Read from Peripheral & DMAxPAD Register Values to Write to Peripheral \\
\hline INT0 - External Interrupt 0 & 0000000 & - & - \\
\hline IC1 - Input Capture 1 & 0000001 & \(0 \times 0140\) (IC1BUF) & - \\
\hline OC1 - Output Compare 1 Data & 0000010 & - & 0x0182 (OC1R) \\
\hline OC1 - Output Compare 1 Secondary Data & 0000010 & - & 0x0180 (OC1RS) \\
\hline IC2 - Input Capture 2 & 0000101 & 0x0144 (IC2BUF) & - \\
\hline OC2 - Output Compare 2 Data & 0000110 & - & 0x0188 (OC2R) \\
\hline OC2 - Output Compare 2 Secondary Data & 0000110 & - & 0x0186 (OC2RS) \\
\hline TMR2 - Timer2 & 0000111 & - & \\
\hline TMR3 - Timer3 & 0001000 & - & - \\
\hline SPI1 - Transfer Done & 0001010 & 0x0248 (SPI1BUF) & 0x0248 (SPI1BUF) \\
\hline UART1RX - UART1 Receiver & 0001011 & 0x0226 (U1RXREG) & - \\
\hline UART1TX - UART1 Transmitter & 0001100 & - & 0x0224 (U1TXREG) \\
\hline ADC1 - ADC1 Convert Done & 0001101 & 0x0300 (ADC1BUF0) & - \\
\hline UART2RX - UART2 Receiver & 0011110 & 0x0236 (U2RXREG) & - \\
\hline UART2TX - UART2 Transmitter & 0011111 & - & 0x0234 (U2TXREG) \\
\hline SPI2 - Transfer Done & 0100001 & 0x0268 (SPI2BUF) & 0x0268 (SPI2BUF) \\
\hline ECAN1 - RX Data Ready & 0100010 & \(0 \times 0440\) (C1RXD) & - \\
\hline PMP - Master Data Transfer & 0101101 & 0x0608 (PMDIN1) & 0x0608 (PMDIN1) \\
\hline ECAN1 - TX Data Request & 1000110 & - & 0x0442 (C1TXD) \\
\hline
\end{tabular}

The DMA controller features eight identical data transfer channels.

Each channel has its own set of control and status registers. Each DMA channel can be configured to copy data either from buffers stored in dual port DMA RAM to peripheral SFRs, or from peripheral SFRs to buffers in DMA RAM.
The DMA controller supports the following features:
- Eight DMA channels
- Register Indirect with Post-increment Addressing mode
- Register Indirect without Post-increment Addressing mode
- Peripheral Indirect Addressing mode (peripheral generates destination address)
- CPU interrupt after half or full block transfer complete
- Byte or word transfers
- Fixed priority channel arbitration
- Manual (software) or Automatic (peripheral DMA requests) transfer initiation
- One-Shot or Auto-Repeat block transfer modes
- Ping-Pong mode (automatic switch between two DPSRAM start addresses after each block transfer complete)
- DMA request for each channel can be selected from any supported interrupt source
- Debug support features

For each DMA channel, a DMA interrupt request is generated when a block transfer is complete. Alternatively, an interrupt can be generated when half of the block has been filled.

FIGURE 8-1: TOP LEVEL SYSTEM ARCHITECTURE USING A DEDICATED TRANSACTION BUS


Note: CPU and DMA address buses are not shown for clarity.

\subsection*{8.1 DMA Resources}

Many useful resources related to DMA are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en534555

\subsection*{8.1.1 KEY RESOURCES}
- Section 38. "Direct Memory Access (DMA) (Part III)" (DS70215)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{8.2 DMAC Registers}

Each DMAC Channel \(x(x=0,1,2,3,4,5,6\) or 7\()\) contains the following registers:
- A 16-bit DMA Channel Control register (DMAxCON)
- A 16-bit DMA Channel IRQ Select register (DMAxREQ)
- A 16-bit DMA RAM Primary Start Address register (DMAxSTA)
- A 16-bit DMA RAM Secondary Start Address register (DMAxSTB)
- A 16-bit DMA Peripheral Address register (DMAxPAD)
- A 10-bit DMA Transfer Count register (DMAxCNT)

An additional pair of status registers, DMACSO and DMACS1, are common to all DMAC channels. DMACSO contains the DMA RAM and SFR write collision flags, XWCOLx and PWCOLx, respectively. DMACS1 indicates DMA channel and Ping-Pong mode status.
The DMAxCON, DMAxREQ, DMAxPAD and DMAxCNT are all conventional read/write registers. Reads of DMAxSTA or DMAxSTB reads the contents of the DMA RAM Address register. Writes to DMAxSTA or DMAxSTB write to the registers. This allows the user to determine the DMA buffer pointer value (address) at any time.
The interrupt flags (DMAxIF) are located in an IFSx register in the interrupt controller. The corresponding interrupt enable control bits (DMAxIE) are located in an IECx register in the interrupt controller, and the corresponding interrupt priority control bits (DMAxIP) are located in an IPCx register in the interrupt controller.

\subsection*{8.3 DMA Control Registers}

\section*{REGISTER 8-1: DMAxCON: DMA CHANNEL x CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline CHEN & SIZE & DIR & HALF & NULLW & - & - & - \\
\hline \multicolumn{2}{|l|}{bit 15} & & & & & & bit 8 \\
\hline U-0 & U-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline - & - & \multicolumn{2}{|r|}{AMODE<1:0>} & - & - & \multicolumn{2}{|c|}{MODE<1:0>} \\
\hline \multicolumn{2}{|l|}{bit 7} & & & & & \multicolumn{2}{|r|}{bit 0} \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{\(\mathrm{W}=\) Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline \multicolumn{2}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit 15 CHEN: Channel Enable bit
1 = Channel enabled
0 = Channel disabled
bit 14 SIZE: Data Transfer Size bit
1 = Byte
\(0=\) Word
bit 13 DIR: Transfer Direction bit (source/destination bus select)
1 = Read from DMA RAM address, write to peripheral address
\(0=\) Read from peripheral address, write to DMA RAM address
bit 12
HALF: Early Block Transfer Complete Interrupt Select bit
1 = Initiate block transfer complete interrupt when half of the data has been moved
\(0=\) Initiate block transfer complete interrupt when all of the data has been moved
bit 11 NULLW: Null Data Peripheral Write Mode Select bit
1 = Null data write to peripheral in addition to DMA RAM write (DIR bit must also be clear)
\(0=\) Normal operation
bit 10-6 Unimplemented: Read as ' 0 '
bit 5-4 AMODE<1:0>: DMA Channel Operating Mode Select bits
11 = Reserved (acts as Peripheral Indirect Addressing mode)
\(10=\) Peripheral Indirect Addressing mode
\(01=\) Register Indirect without Post-Increment mode
\(00=\) Register Indirect with Post-Increment mode
bit 3-2 Unimplemented: Read as ' 0 '
bit 1-0 MODE<1:0>: DMA Channel Operating Mode Select bits
11 = One-Shot, Ping-Pong modes enabled (one block transfer from/to each DMA RAM buffer)
\(10=\) Continuous, Ping-Pong modes enabled
01 = One-Shot, Ping-Pong modes disabled
\(00=\) Continuous, Ping-Pong modes disabled

REGISTER 8-2: DMAxREQ: DMA CHANNEL x IRQ SELECT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline FORCE \({ }^{(1)}\) & - & - & - & - & - & - & - \\
\hline \multicolumn{7}{|l|}{bit 15} & bit 8 \\
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline - & \multicolumn{7}{|c|}{IRQSEL<6:0>(2)} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit \(15 \quad\) FORCE: Force DMA Transfer bit \({ }^{(1)}\)
1 = Force a single DMA transfer (Manual mode)
\(0=\) Automatic DMA transfer initiation by DMA request
bit 14-7 Unimplemented: Read as ' 0 '
bit 6-0 IRQSEL<6:0>: DMA Peripheral IRQ Number Select bits \({ }^{(\mathbf{2})}\)
0000000-1111111 = DMAIRQ0-DMAIRQ127 selected to be Channel DMAREQ
Note 1: The FORCE bit cannot be cleared by the user. The FORCE bit is cleared by hardware when the forced DMA transfer is complete.
2: Refer to Table 7-1 for a complete listing of IRQ numbers for all interrupt sources.

\section*{REGISTER 8-3: DMAxSTA: DMA CHANNEL \(x\) RAM START ADDRESS REGISTER A \({ }^{(1)}\)}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & STA<15:8> & & & \\
\hline bit 15 & & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & STA<7:0> & & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemen & as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(\mathrm{x}=\mathrm{Bit}\) is unknown \\
\hline
\end{tabular}
bit 15-0 STA<15:0>: Primary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to STA<15:0>. If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-4: DMAxSTB: DMA CHANNEL \(\times\) RAM START ADDRESS REGISTER B \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{8}{|c|}{STB<15:8>} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{8}{|c|}{STB<7:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-0
STB<15:0>: Secondary DMA RAM Start Address bits (source or destination)

Note 1: A read of this address register returns the current contents of the DMA RAM Address register, not the contents written to \(\mathrm{STB}<15: 0>\). If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

REGISTER 8-5: DMAxPAD: DMA CHANNEL \(\times\) PERIPHERAL ADDRESS REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{8}{|c|}{PAD<15:8>} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{8}{|c|}{PAD<7:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-0 PAD<15:0>: Peripheral Address Register bits
Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.

\section*{REGISTER 8-6: DMAxCNT: DMA CHANNEL \(x\) TRANSFER COUNT REGISTER \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & \(C N T<9: 8>\left({ }^{2}\right)\) \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & \(C N T<7: 0>(\mathbf{2 )}\) & & & \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown \begin{tabular}{l} 
\\
\hline
\end{tabular}
\(\begin{array}{ll}\text { bit 15-10 } & \text { Unimplemented: Read as ' } 0 \text { ' } \\ \text { bit 9-0 } & \text { CNT<9:0>: DMA Transfer Count Register bits }{ }^{(2)}\end{array}\)
Note 1: If the channel is enabled (i.e., active), writes to this register may result in unpredictable behavior of the DMA channel and should be avoided.
2: Number of DMA transfers \(=C N T<9: 0>+1\).

\section*{REGISTER 8-7: DMACSO: DMA CONTROLLER STATUS REGISTER 0}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R/C-0 } & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline PWCOL7 & PWCOL6 & PWCOL5 & PWCOL4 & PWCOL3 & PWCOL2 & PWCOL1 & PWCOL0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R/C-0 } & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline XWCOL7 & XWCOL6 & XWCOL5 & XWCOL4 & XWCOL3 & XWCOL2 & XWCOL1 & XWCOL0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \multicolumn{1}{c|}{ C = Clear only bit } \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 PWCOL7: Channel 7 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit 14 PWCOL6: Channel 6 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit 13 PWCOL5: Channel 5 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit 12 PWCOL4: Channel 4 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit 11 PWCOL3: Channel 3 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit 10 PWCOL2: Channel 2 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit \(9 \quad\) PWCOL1: Channel 1 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit \(8 \quad\) PWCOLO: Channel 0 Peripheral Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit \(7 \quad\) XWCOL7: Channel 7 DMA RAM Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit \(6 \quad\) XWCOL6: Channel 6 DMA RAM Write Collision Flag bit
\(1=\) Write collision detected
\(0=\) No write collision detected
bit \(5 \quad\) XWCOL5: Channel 5 DMA RAM Write Collision Flag bit
\(1=\) Write collision detected
\(0=\) No write collision detected
bit \(4 \quad\) XWCOL4: Channel 4 DMA RAM Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected

\section*{REGISTER 8-7: DMACSO: DMA CONTROLLER STATUS REGISTER 0 (CONTINUED)}
bit \(3 \quad\) XWCOL3: Channel 3 DMA RAM Write Collision Flag bit
\(1=\) Write collision detected
\(0=\) No write collision detected
bit \(2 \quad\) XWCOL2: Channel 2 DMA RAM Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit \(1 \quad\) XWCOL1: Channel 1 DMA RAM Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected
bit \(0 \quad\) XWCOLO: Channel 0 DMA RAM Write Collision Flag bit
1 = Write collision detected
\(0=\) No write collision detected

\section*{REGISTER 8-8: DMACS1: DMA CONTROLLER STATUS REGISTER 1}
\begin{tabular}{|c|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & U-0 & R-1 & R-1 & R-1 & R-1 \\
\hline- & - & - & - & & LSTCH<3:0> & \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R-0 } & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline PPST7 & PPST6 & PPST5 & PPST4 & PPST3 & PPST2 & PPST1 & PPST0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-12 Unimplemented: Read as ' 0 '
bit 11-8 LSTCH<3:0>: Last DMA Channel Active bits
\[
1111 \text { = No DMA transfer has occurred since system Reset }
\]

1110-1000 = Reserved
0111 = Last data transfer was by DMA Channel 7
0110 = Last data transfer was by DMA Channel 6
0101 = Last data transfer was by DMA Channel 5
0100 = Last data transfer was by DMA Channel 4
0011 = Last data transfer was by DMA Channel 3
\(0010=\) Last data transfer was by DMA Channel 2
0001 = Last data transfer was by DMA Channel 1
\(0000=\) Last data transfer was by DMA Channel 0
bit \(7 \quad\) PPST7: Channel 7 Ping-Pong Mode Status Flag bit
1 = DMA7STB register selected
\(0=\) DMA7STA register selected
bit \(6 \quad\) PPST6: Channel 6 Ping-Pong Mode Status Flag bit
1 = DMA6STB register selected
\(0=\) DMA6STA register selected
bit \(5 \quad\) PPST5: Channel 5 Ping-Pong Mode Status Flag bit
1 = DMA5STB register selected
\(0=\) DMA5STA register selected
bit \(4 \quad\) PPST4: Channel 4 Ping-Pong Mode Status Flag bit
1 = DMA4STB register selected
\(0=\) DMA4STA register selected
bit \(3 \quad\) PPST3: Channel 3 Ping-Pong Mode Status Flag bit
1 = DMA3STB register selected
\(0=\) DMA3STA register selected
bit 2 PPST2: Channel 2 Ping-Pong Mode Status Flag bit
1 = DMA2STB register selected
\(0=\) DMA2STA register selected
bit \(1 \quad\) PPST1: Channel 1 Ping-Pong Mode Status Flag bit
1 = DMA1STB register selected
\(0=\) DMA1STA register selected
bit \(0 \quad\) PPSTO: Channel 0 Ping-Pong Mode Status Flag bit
1 = DMAOSTB register selected
\(0=\) DMAOSTA register selected

REGISTER 8-9: DSADR: MOST RECENT DMA RAM ADDRESS
\begin{tabular}{|llllllll|}
\hline R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & & DSADR<15:8> & & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline & & DSADR<7:0> & & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-0 DSADR<15:0>: Most Recent DMA RAM Address Accessed by DMA Controller bits

NOTES:

\subsection*{9.0 OSCILLATOR CONFIGURATION}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 39. "Oscillator (Part III)" (DS70216) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 oscillator system provides:
- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- An Oscillator Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.

A simplified diagram of the oscillator system is shown in Figure 9-1.

\section*{FIGURE 9-1: OSCILLATOR SYSTEM DIAGRAM}


\subsection*{9.1 CPU Clocking System}

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide seven system clock options:
- Fast RC (FRC) Oscillator
- FRC Oscillator with Phase-Locked Loop (PLL)
- Primary (XT, HS or EC) Oscillator
- Primary Oscillator with PLL
- Secondary (LP) Oscillator
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with postscaler

\subsection*{9.1.1 SYSTEM CLOCK SOURCES}

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz . User software can tune the FRC frequency. User software can optionally specify a factor (ranging from \(1: 2\) to \(1: 256\) ) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.
The primary oscillator can use one of the following as its clock source:
- Crystal (XT): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz . The crystal is connected to the OSC1 and OSC2 pins.
- High-Speed Crystal (HS): Crystals in the range of 10 MHz to 40 MHz . The crystal is connected to the OSC1 and OSC2 pins.
- External Clock (EC): External clock signal is directly applied to the OSC1 pin.
The secondary (LP) oscillator is designed for low power and uses a 32.768 kHz crystal or ceramic resonator. The LP oscillator uses the SOSCI and SOSCO pins.
The Low-Power RC (LPRC) internal osclllator runs at a nominal frequency of 32.768 kHz . It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip PLL to provide a wide range of output frequencies for device operation. PLL configuration is described in Section 9.1.3 "PLL Configuration".
The FRC frequency depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4).

\subsection*{9.1.2 SYSTEM CLOCK SELECTION}

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 25.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits, POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.
The Configuration bits allow users to choose among 12 different clock modes, shown in Table 9-1.
The output of the oscillator (or the output of the PLL if a PLL mode has been selected) Fosc is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). Fcy defines the operating speed of the device, and speeds up to 40 MHz are supported by the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture.

Instruction execution speed or device operating frequency, \(F c y\), is given by:

\section*{EQUATION 9-1: DEVICE OPERATING FREQUENCY}
\[
F C Y=\frac{F O S C}{2}
\]

\subsection*{9.1.3 PLL CONFIGURATION}

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 9-2.
The output of the primary oscillator or FRC, denoted as 'Fin', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz . The prescale factor ' N 1 ' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).
The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor ' M ', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz .

The VCO output is further divided by a postscale factor ' N 2 '. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2,4 or 8 , and must be selected such that the PLL output frequency (FOSC) is in the range of 12.5 MHz to 80 MHz , which generates device operating speeds of \(6.25-40\) MIPS.

For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'Fosc' is given by:

EQUATION 9-2: Fosc CALCULATION
\[
F O S C=F I N \bullet\left(\frac{M}{N 1 \bullet N 2}\right)
\]

For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL.
- If PLLPRE<4:0> \(=0\), then \(\mathrm{N} 1=2\). This yields a VCO input of \(10 / 2=5 \mathrm{MHz}\), which is within the acceptable range of \(0.8-8 \mathrm{MHz}\).
- If PLLDIV<8:0> \(=0 \times 1 \mathrm{E}\), then \(\mathrm{M}=32\). This yields a VCO output of \(5 \times 32=160 \mathrm{MHz}\), which is within the \(100-200 \mathrm{MHz}\) ranged needed.
- If PLLPOST<1:0> = 0 , then \(\mathrm{N} 2=2\). This provides a Fosc of \(160 / 2=80 \mathrm{MHz}\). The resultant device operating speed is \(80 / 2=40\) MIPS.

EQUATION 9-3: XT WITH PLL MODE EXAMPLE
\[
F C Y=\frac{F O S C}{2}=\frac{1}{2}\left(\frac{10000000 \bullet 32}{2 \bullet 2}\right)=40 M I P S
\]

FIGURE 9-2: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04 PLL BLOCK DIAGRAM


Note 1: This frequency range must be satisfied at all times.

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Oscillator Mode } & Oscillator Source & POSCMD<1:0> & FNOSC<2:0> & \begin{tabular}{c} 
See \\
Note
\end{tabular} \\
\hline \hline \begin{tabular}{l} 
Fast RC Oscillator with Divide-by-N \\
(FRCDIVN)
\end{tabular} & Internal & xx & 111 & \(\mathbf{1 , 2}\) \\
\hline \begin{tabular}{l} 
Fast RC Oscillator with Divide-by-16 \\
(FRCDIV16)
\end{tabular} & Internal & xx & 110 & \(\mathbf{1}\) \\
\hline Low-Power RC Oscillator (LPRC) & Internal & xx & 101 & \(\mathbf{1}\) \\
\hline Secondary (Timer1) Oscillator (Sosc) & Secondary & xx & 100 & \(\mathbf{1}\) \\
\hline \begin{tabular}{l} 
Primary Oscillator (HS) with PLL \\
(HSPLL)
\end{tabular} & Primary & 10 & 011 & \(\mathbf{-}\) \\
\hline \begin{tabular}{l} 
Primary Oscillator (XT) with PLL \\
(XTPLL)
\end{tabular} & Primary & 01 & 011 & \(\mathbf{-}\) \\
\hline \begin{tabular}{l} 
Primary Oscillator (EC) with PLL \\
(ECPLL)
\end{tabular} & Primary & 00 & 011 & \(\mathbf{1}\) \\
\hline Primary Oscillator (HS) & Primary & 10 & 010 & \(\mathbf{-}\) \\
\hline Primary Oscillator (XT) & Primary & 01 & 010 & \(\mathbf{-}\) \\
\hline Primary Oscillator (EC) & Primary & 00 & \(\mathbf{1}\) \\
\hline Fast RC Oscillator with PLL (FRCPLL) & Internal & xx & 001 & \(\mathbf{1}\) \\
\hline Fast RC Oscillator (FRC) & Internal & xx & \(\mathbf{1}\) \\
\hline
\end{tabular}

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.
2: This is the default oscillator mode for an unprogrammed (erased) device.

\subsection*{9.2 Oscillator Resources}

Many useful resources related to Oscillators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{9.2.1 KEY RESOURCES}
- Section 39. "Oscillator (Part III)" (DS70216)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{9.3 Oscillator Control Registers}

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER \({ }^{(1,3)}\)
\begin{tabular}{|c|ccc|c|ccc|}
\hline U-0 & R-0 & R-0 & R-0 & U-0 & R/W-y & R/W-y & R/W-y \\
\hline- & COSC<2:0> & - & & NOSC \(<2: 0>\) (2) & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R-0 & U-0 & R/C-0 & U-0 & R/W-0 & R/W-0 \\
\hline CLKLOCK & IOLOCK & LOCK & - & CF & - & LPOSCEN & OSWEN \\
\hline bit 7 &
\end{tabular}
\begin{tabular}{|llll|}
\hline Legend: & \(y=\) Value set from Configuration bits on POR & \(C=\) Clear only bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' & \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{9}{*}{bit 14-12} & COSC<2:0>: Current Oscillator Selection bits (read-only) \\
\hline & 111 = Fast RC oscillator (FRC) with Divide-by-n \\
\hline & 110 F Fast RC oscillator (FRC) with Divide-by-16 \\
\hline & 101 = Low-Power RC oscillator (LPRC) \\
\hline & 100 = Secondary oscillator (Sosc) \\
\hline & 011 = Primary oscillator (XT, HS, EC) with PLL \\
\hline & 010 = Primary oscillator (XT, HS, EC) \\
\hline & 001 = Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL) \\
\hline & 000 F Fast RC oscillator (FRC) \\
\hline bit 11 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{9}{*}{bit 10-8} & NOSC<2:0>: New Oscillator Selection bits \({ }^{(2)}\) \\
\hline & 111 = Fast RC oscillator (FRC) with Divide-by-n \\
\hline & 110 F Fast RC oscillator (FRC) with Divide-by-16 \\
\hline & 101 = Low-Power RC oscillator (LPRC) \\
\hline & 100 = Secondary oscillator (Sosc) \\
\hline & 011 = Primary oscillator (XT, HS, EC) with PLL \\
\hline & 010 = Primary oscillator (XT, HS, EC) \\
\hline & 001 = Fast RC Oscillator (FRC) with divide-by-N and PLL (FRCDIVN + PLL) \\
\hline & 000 F Fast RC oscillator (FRC) \\
\hline \multirow[t]{4}{*}{bit 7} & CLKLOCK: Clock Lock Enable bit \\
\hline & If clock switching is enabled and FSCM is disabled, FCKSM<1:0>(FOSC<7:6>) = 0b01) \\
\hline & 1 = Clock switching is disabled, system clock source is locked \\
\hline & \(0=\) Clock switching is enabled, system clock source can be modified by clock switching \\
\hline \multirow[t]{3}{*}{bit 6} & IOLOCK: Peripheral Pin Select Lock bit \\
\hline & \(1=\) Peripherial pin select is locked, write to peripheral pin select registers not allowed \\
\hline & \(0=\) Peripherial pin select is not locked, write to peripheral pin select registers allowed \\
\hline \multirow[t]{3}{*}{bit 5} & LOCK: PLL Lock Status bit (read-only) \\
\hline & 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied \\
\hline & \(0=\) Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled \\
\hline
\end{tabular}
bit \(4 \quad\) Unimplemented: Read as ' 0 '

Note 1: Writes to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70308) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip web site) for details.
2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
3: This register is reset only on a Power-on Reset (POR).

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER \({ }^{(1,3)}\) (CONTINUED)
bit 3 CF: Clock Fail Detect bit (read/clear by application)
\(1=\) FSCM has detected clock failure
\(0=\) FSCM has not detected clock failure
bit \(2 \quad\) Unimplemented: Read as ' 0 '
bit 1 LPOSCEN: Secondary (LP) Oscillator Enable bit
1 = Enable secondary oscillator
\(0=\) Disable secondary oscillator
bit \(0 \quad\) OSWEN: Oscillator Switch Enable bit
1 = Request oscillator switch to selection specified by NOSC<2:0> bits
\(0=\) Oscillator switch is complete

Note 1: Writes to this register require an unlock sequence. Refer to Section 39. "Oscillator (Part III)" (DS70308) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip web site) for details.
2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
3: \(\quad\) This register is reset only on a Power-on Reset (POR).

\section*{REGISTER 9-2: CLKDIV: CLOCK DIVISOR REGISTER \({ }^{(2)}\)}
\begin{tabular}{|c|ccc|c|cccc|}
\hline R/W-0 & R/W-0 & R/W-1 & R/W-1 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ROI & & DOZE<2:0> & & DOZEN \(^{(1)}\) & & FRCDIV<2:0> & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|lc|c|ccccc|}
\hline R/W-0 & R/W-1 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PLLPOST<1:0> & - & & & PLLPRE<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(y=\) Value set from Configuration bits on POR \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(\quad\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 ROI: Recover on Interrupt bit
1 = Interrupts clears the DOZEN bit and the processor clock/peripheral clock ratio is set to 1:1
\(0=\) Interrupts have no effect on the DOZEN bit
bit 14-12 DOZE<2:0>: Processor Clock Reduction Select bits
111 = FCY/128
\(110=\mathrm{FCY} / 64\)
\(101=\mathrm{FcY} / 32\)
\(100=\mathrm{FCY} / 16\)
\(011=\) FCY/8 (default)
\(010=\) FCY/4
\(001=\mathrm{FCY} / 2\)
\(000=\) FCY/1
bit 11 DOZEN: DOZE Mode Enable bit \({ }^{(1)}\)
\(1=\) The DOZE<2:0> bits specify the ratio between the peripheral clocks and the processor clocks
\(0=\) Processor clock/peripheral clock ratio forced to 1:1
bit 10-8 FRCDIV<2:0>: Internal Fast RC Oscillator Postscaler bits
111 = FRC divide by 256
\(110=\) FRC divide by 64
101 = FRC divide by 32
\(100=\) FRC divide by 16
\(011=\) FRC divide by 8
\(010=\) FRC divide by 4
001 = FRC divide by 2
\(000=\) FRC divide by 1 (default)
bit 7-6 PLLPOST<1:0>: PLL VCO Output Divider Select bits (also denoted as 'N2', PLL postscaler)
11 = Output/8
\(10=\) Reserved
01 = Output/4 (default)
\(00=\) Output/2
bit \(5 \quad\) Unimplemented: Read as ' 0 '
bit 4-0 PLLPRE<4:0>: PLL Phase Detector Input Divider bits (also denoted as 'N1', PLL prescaler)
\(11111=\) Input/33
-
-
-
\(00001=\operatorname{Input} / 3\)
\(00000=\) Input/2 (default)
Note 1: This bit is cleared when the ROI bit is set and an interrupt occurs.
2: This register is reset only on a Power-on Reset (POR).

REGISTER 9-3: PLLFBD: PLL FEEDBACK DIVISOR REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 \\
\hline- & - & - & - & - & - & - & PLLDIV<8> \\
\hline bit 15
\end{tabular}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-1 & R/W-1 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & PLLDIV<7:0> & & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll|}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown \(\quad\).
bit 15-9 Unimplemented: Read as ' 0 '
bit 8-0 PLLDIV<8:0>: PLL Feedback Divisor bits (also denoted as 'M', PLL multiplier)
\(111111111=513\)
-
-
-
\(000110000=50\) (default)
-
-
-
\(000000010=4\)
\(000000001=3\)
\(000000000=2\)

Note 1: This register is reset only on a Power-on Reset (POR).

REGISTER 9-4: OSCTUN: FRC OSCILLATOR TUNING REGISTER \({ }^{(2)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & & & & (1) & & \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-6 Unimplemented: Read as ' 0 '
bit 5-0 TUN<5:0>: FRC Oscillator Tuning bits \({ }^{(1)}\)
\(111111=\) Center frequency \(-0.375 \%(7.345 \mathrm{MHz})\)
-
-
-
100001 = Center frequency -11.625\% (6.52 MHz)
\(100000=\) Center frequency \(-12 \%(6.49 \mathrm{MHz}\) )
011111 = Center frequency \(+11.625 \%(8.23 \mathrm{MHz})\)
\(011110=\) Center frequency \(+11.25 \%(8.20 \mathrm{MHz})\)
-
-
-
\(000001=\) Center frequency \(+0.375 \%\) ( 7.40 MHz )
\(000000=\) Center frequency (7.37 MHz nominal)

Note 1: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.
2: This register is reset only on a Power-on Reset (POR).

\subsection*{9.4 Clock Switching Operation}

Applications are free to switch among any of the four clock sources (Primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

\subsection*{9.4.1 ENABLING CLOCK SWITCHING}

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to Section 25.1 "Configuration Bits" for further details.) If the FCKSM1 Configuration bit is unprogrammed (' 1 '), the clock switching function and FSCM function are disabled. This is the default setting.
The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC<2:0> Configuration bits FOSCSEL<2:0>.
The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at ' 0 ' at all times.

\subsection*{9.4.2 OSCILLATOR SWITCHING SEQUENCE}

Performing a clock switch requires this basic sequence:
1. If required, read the \(\operatorname{COSC}<2: 0>\) bits to determine the current oscillator source.
2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
3. Write the appropriate value to the NOSC<2:0> control bits for the new oscillator source.
4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
5. Set the OSWEN bit to initiate the oscillator switch.
After the basic sequence is completed, the system clock hardware responds automatically as follows:
1. The clock switching hardware compares the COSC<2:0> status bits with the new value of the NOSC<2:0> control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
2. If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF
( \(\mathrm{OSCCON}<3>\) ) status bits are cleared.
3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the \(\operatorname{COSC}<2: 0>\) status bits.
6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or LP (if LPOSCEN remains set).
Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes. Refer to Section 39. "Oscillator (Part III)" (DS70308) in the "dsPIC33F/ PIC24H Family Reference Manual" for details.

\subsection*{9.5 Fail-Safe Clock Monitor (FSCM)}

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.
If an oscillator fails, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.
If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

\subsection*{10.0 POWER-SAVING FEATURES}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can manage power consumption in four ways:
- Clock frequency
- Instruction-based Sleep and Idle modes
- Software-controlled Doze mode
- Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

\subsection*{10.1 Clock Frequency and Clock Switching}

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

\subsection*{10.2 Instruction-Based Power-Saving Modes}

PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake up.

\subsection*{10.2.1 SLEEP MODE}

The following occur in Sleep mode:
- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled.
- The LPRC clock continues to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals can continue to operate. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled.
The device wakes up from Sleep mode on any of the these events:
- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

\section*{EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX}
```

PWRSAV \#SLEEP_MODE ; Put the device into SLEEP mode
PWRSAV \#IDLE_MODE ; Put the device into IDLE mode

```

\subsection*{10.2.2 IDLE MODE}

The following occur in Idle mode:
- The CPU stops executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active.
The device wakes from Idle mode on any of these events:
- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin ( 2 to 4 cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

\subsection*{10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS}

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

\subsection*{10.3 Doze Mode}

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this cannot be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.
Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from \(1: 1\) to \(1: 128\), with \(1: 1\) being the default setting.
Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.
For example, suppose the device is operating at 20 MIPS and the ECAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of \(1: 4\), the ECAN module continues to communicate at the required bit rate of 500 kbps , but the CPU now starts executing instructions at a frequency of 5 MIPS.

\subsection*{10.4 Peripheral Module Disable}

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers do not have effect and read values are invalid.
A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific PIC MCU variant. If the peripheral is present in the device, it is enabled in the PMD register by default.
Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

\subsection*{10.5 Power-Saving Resources}

Many useful resources related to power-saving modes are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{10.5.1 KEY RESOURCES}
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{10.6 Power-Saving Control Registers}

\section*{REGISTER 10-1: PMD1: PERIPHERAL MODULE DISABLE CONTROL REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 \\
\hline T5MD & T4MD & T3MD & T2MD & T1MD & - & - & - \\
\hline \multicolumn{2}{|l|}{bit 15} & & & & & & bit 8 \\
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 \\
\hline I2C1MD & U2MD & U1MD & SPI2MD & SPI1MD & - & C1MD & AD1MD \\
\hline \multicolumn{2}{|l|}{bit 7} & & & & & & bit 0 \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline \multicolumn{2}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
bit \(15 \quad\) T5MD: Timer5 Module Disable bit
1 = Timer5 module is disabled
\(0=\) Timer5 module is enabled
bit \(14 \quad\) T4MD: Timer4 Module Disable bit
1 = Timer4 module is disabled
\(0=\) Timer4 module is enabled
bit 13 T3MD: Timer3 Module Disable bit
1 = Timer3 module is disabled
\(0=\) Timer3 module is enabled
bit 12 T2MD: Timer2 Module Disable bit
1 = Timer2 module is disabled
\(0=\) Timer2 module is enabled
bit 11 T1MD: Timer1 Module Disable bit
1 = Timer1 module is disabled
\(0=\) Timer1 module is enabled
bit 10-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) I2C1MD: \(\left.\right|^{2} \mathrm{C} 1\) Module Disable bit \(1=I^{2} \mathrm{C} 1\) module is disabled \(0=I^{2} \mathrm{C} 1\) module is enabled
bit \(6 \quad\) U2MD: UART2 Module Disable bit 1 = UART2 module is disabled \(0=\) UART2 module is enabled
bit 5 U1MD: UART1 Module Disable bit 1 = UART1 module is disabled \(0=\) UART1 module is enabled
bit \(4 \quad\) SPI2MD: SPI2 Module Disable bit \(1=\) SPI2 module is disabled \(0=\) SPI2 module is enabled
bit 3 SPI1MD: SPI1 Module Disable bit 1 = SPI1 module is disabled \(0=\) SPI1 module is enabled
bit \(2 \quad\) Unimplemented: Read as ' 0 '
bit \(1 \quad\) C1MD: ECAN1 Module Disable bit 1 = ECAN1 module is disabled
\(0=\) ECAN1 module is enabled
bit \(0 \quad\) AD1MD: ADC1 Module Disable bit 1 = ADC1 module is disabled
\(0=\) ADC1 module is enabled

\section*{REGISTER 10-2: PMD2: PERIPHERAL MODULE DISABLE CONTROL REGISTER 2}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline IC8MD & IC7MD & - & - & - & - & IC2MD & IC1MD \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & OC4MD & OC3MD & OC2MD & OC1MD \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15 IC8MD: Input Capture 8 Module Disable bit
\(1=\) Input Capture 8 module is disabled
\(0=\) Input Capture 8 module is enabled
bit 14 IC7MD: Input Capture 2 Module Disable bit \(1=\) Input Capture 7 module is disabled \(0=\) Input Capture 7 module is enabled
bit 13-10 Unimplemented: Read as ' 0 '
bit 9 IC2MD: Input Capture 2 Module Disable bit 1 = Input Capture 2 module is disabled \(0=\) Input Capture 2 module is enabled
bit 8 IC1MD: Input Capture 1 Module Disable bit 1 = Input Capture 1 module is disabled \(0=\) Input Capture 1 module is enabled
bit 7-4 Unimplemented: Read as ' 0 '
bit \(3 \quad\) OC4MD: Output Compare 4 Module Disable bit 1 = Output Compare 4 module is disabled
\(0=\) Output Compare 4 module is enabled
bit 2 OC3MD: Output Compare 3 Module Disable bit
1 = Output Compare 3 module is disabled
\(0=\) Output Compare 3 module is enabled
bit 1 OC2MD: Output Compare 2 Module Disable bit 1 = Output Compare 2 module is disabled
\(0=\) Output Compare 2 module is enabled
bit \(0 \quad\) OC1MD: Output Compare 1 Module Disable bit 1 = Output Compare 1 module is disabled \(0=\) Output Compare 1 module is enabled

\section*{REGISTER 10-3: PMD3: PERIPHERAL MODULE DISABLE CONTROL REGISTER 3}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & CMPMD & RTCCMD & PMPMD \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline CRCMD & DAC1MD & - & - & - & - & - & - \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-11 & Unimplemented: Read as ' 0 ' \\
\hline bit 10 & \begin{tabular}{l}
CMPMD: Comparator Module Disable bit \\
1 = Comparator module is disabled \\
\(0=\) Comparator module is enabled
\end{tabular} \\
\hline bit 9 & RTCCMD: RTCC Module Disable bit
\[
\begin{aligned}
& 1=\text { RTCC module is disabled } \\
& 0=\text { RTCC module is enabled }
\end{aligned}
\] \\
\hline bit 8 & \begin{tabular}{l}
PMPMD: PMP Module Disable bit \\
1 = PMP module is disabled \\
\(0=\) PMP module is enabled
\end{tabular} \\
\hline bit 7 & \begin{tabular}{l}
CRCMD: CRC Module Disable bit \\
\(1=\) CRC module is disabled \\
\(0=\) CRC module is enabled
\end{tabular} \\
\hline bit 6 & \begin{tabular}{l}
DAC1MD: DAC1 Module Disable bit \\
\(1=\) DAC1 module is disabled
\(0=\) DAC1 module is enabled
\end{tabular} \\
\hline bit 5-0 & Unimplemented: Read as '0' \\
\hline
\end{tabular}

\subsection*{11.0 I/O PORTS}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, Vss, \(\overline{M C L R}\) and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

\subsection*{11.1 Parallel I/O (PIO) Ports}

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port
has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 11-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.
When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.
All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a ' 1 ', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.
Any bit and its associated data and control registers that are not valid for a particular device is disabled. This means the corresponding LATx and TRISx registers and the port pin are read as zeros.
When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.

FIGURE 11-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE


\subsection*{11.2 Open-Drain Configuration}

In addition to the PORT, LAT and TRIS registers for data control, some port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.
The open-drain feature allows the generation of outputs higher than VDD (e.g., 5 V ) on any desired 5 V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.
See "Pin Diagrams" for the available pins and their functionality.

\subsection*{11.3 Configuring Analog Port Pins}

The AD1PCFGL and TRIS registers control the operation of the analog-to-digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VoL) is converted.

The AD1PCFGL register has a default value of \(0 \times 0000\); therefore, all pins that share ANx functions are analog (not digital) by default.
When the PORT register is read, all pins configured as analog input channels are read as cleared (a low level).
Pins configured as digital inputs do not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

\subsection*{11.4 I/O Port Write/Read Timing}

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically this instruction would be an NOP, as shown in Example 11-1.

\subsection*{11.5 Input Change Notification}

The input change notification function of the I/O ports allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04 and PIC24HJ128GPX02/X04 devices to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This feature can detect input change-of-states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 21 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a change-of-state.
Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.
Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when push-button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

Note: Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE
```

MOV 0xFF00, W0 ; Configure PORTB<15:8> as inputs
MOV WO, TRISBB ; and PORTB<7:0> as outputs
NOP ; Delay 1 cycle
btss PORTB, \#13 ; Next Instruction

```

\subsection*{11.6 Peripheral Pin Select}

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.
The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

\subsection*{11.6.1 AVAILABLE PINS}

The peripheral pin select feature is used with a range of up to 26 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and " \(n\) " is the remappable pin number.

\subsection*{11.6.2 CONTROLLING PERIPHERAL PIN SELECT}

Peripheral pin select features are controlled through two sets of special function registers: one to map peripheral inputs, and another one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.

\subsection*{11.6.2.1 Input Mapping}

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it is mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 11-1 through Register 11-14). Each register contains sets of 5 -bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 5-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.
Figure 11-2 illustrates remappable pin selection for U1RX input.

Note: For input mapping only, the Peripheral Pin Select (PPS) functionality does not have priority over the TRISx settings. Therefore, when configuring the RPx pin for input, the corresponding bit in the TRISx register must also be configured for input (i.e., set to '1').

FIGURE 11-2: REMAPPABLE MUX INPUT FOR U1RX


TABLE 11-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION) \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|}
\hline Input Name & Function Name & Register & Configuration Bits \\
\hline External Interrupt 1 & INT1 & RPINR0 & INT1R<4:0> \\
\hline External Interrupt 2 & INT2 & RPINR1 & INT2R<4:0> \\
\hline Timer2 External Clock & T2CK & RPINR3 & T2CKR<4:0> \\
\hline Timer3 External Clock & T3CK & RPINR3 & T3CKR<4:0> \\
\hline Timer4 External Clock & T4CK & RPINR4 & T4CKR<4:0> \\
\hline Timer5 External Clock & T5CK & RPINR4 & T5CKR<4:0> \\
\hline Input Capture 1 & IC1 & RPINR7 & IC1R<4:0> \\
\hline Input Capture 2 & IC2 & RPINR7 & IC2R<4:0> \\
\hline Input Capture 7 & IC7 & RPINR10 & IC7R<4:0> \\
\hline Input Capture 8 & IC8 & RPINR10 & IC8R<4:0> \\
\hline Output Compare Fault A & OCFA & RPINR11 & OCFAR<4:0> \\
\hline UART1 Receive & U1RX & RPINR18 & U1RXR<4:0> \\
\hline UART1 Clear To Send & U1CTS & RPINR18 & U1CTSR<4:0> \\
\hline UART2 Receive & U2RX & RPINR19 & U2RXR<4:0> \\
\hline UART2 Clear To Send & U2CTS & RPINR19 & U2CTSR<4:0> \\
\hline SPI1 Data Input & SDI1 & RPINR20 & SDI1R<4:0> \\
\hline SPI1 Clock Input & SCK1 & RPINR20 & SCK1R<4:0> \\
\hline SPI1 Slave Select Input & \(\overline{\text { SS1 }}\) & RPINR21 & SS1R<4:0> \\
\hline SPI2 Data Input & SDI2 & RPINR22 & SDI2R<4:0> \\
\hline SPI2 Clock Input & SCK2 & RPINR22 & SCK2R<4:0> \\
\hline SPI2 Slave Select Input & \(\overline{\mathrm{SS} 2}\) & RPINR23 & SS2R<4:0> \\
\hline ECAN1 Receive & CIRX & RPINR26 & CIRXR<4:0> \\
\hline
\end{tabular}

Note 1: Unless otherwise noted, all inputs use Schmitt input buffers.

\subsection*{11.6.2.2 Output Mapping}

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 5 -bit fields, with each set associated with one RPn pin (see Register 11-15 through Register 11-27). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 11-2 and Figure 11-3).
The list of peripherals for output mapping also includes a null value of ' 00000 ' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.


TABLE 11-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)
\begin{tabular}{|c|c|l|}
\hline Function & RPnR<4:0> & \multicolumn{1}{|c|}{ Output Name } \\
\hline \hline NULL & 00000 & RPn tied to default port pin \\
\hline C1OUT & 00001 & RPn tied to Comparator1 Output \\
\hline C2OUT & 00010 & RPn tied to Comparator2 Output \\
\hline U1TX & 00011 & RPn tied to UART1 Transmit \\
\hline\(\overline{\text { U1RTS }}\) & 00100 & RPn tied to UART1 Ready To Send \\
\hline U2TX & 00101 & RPn tied to UART2 Transmit \\
\hline\(\overline{\text { U2RTS }}\) & 00110 & RPn tied to UART2 Ready To Send \\
\hline SDO1 & 00111 & RPn tied to SPI1 Data Output \\
\hline SCK1 & 01000 & RPn tied to SPI1 Clock Output \\
\hline\(\overline{\text { SS1 }}\) & 01001 & RPn tied to SPI1 Slave Select Output \\
\hline SDO2 & 01010 & RPn tied to SPI2 Data Output \\
\hline SCK2 & 01011 & RPn tied to SPI2 Clock Output \\
\hline\(\overline{\text { SS2 }}\) & 01100 & RPn tied to SPI2 Slave Select Output \\
\hline C1TX & 10000 & RPn tied to ECAN1 Transmit \\
\hline OC1 & 10010 & RPn tied to Output Compare 1 \\
\hline OC2 & 10011 & RPn tied to Output Compare 2 \\
\hline OC3 & 10100 & RPn tied to Output Compare 3 \\
\hline OC4 & 10101 & RPn tied to Output Compare 4 \\
\hline
\end{tabular}

\subsection*{11.6.3 CONTROLLING CONFIGURATION CHANGES}

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24H devices include three features to prevent alterations to the peripheral map:
- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

\subsection*{11.6.3.1 Control Register Lock}

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:
1. Write \(0 \times 46\) to \(O S C C O N<7: 0>\).
2. Write \(0 \times 57\) to \(O S C C O N<7: 0>\).
3. Clear (or set) the IOLOCK bit as a single operation.
```

Note: MPLAB }\mp@subsup{}{}{\circledR}\mathrm{ C30 provides built-in C
language functions for unlocking the
OSCCON register:
builtin_write_OSCCONL(value)
builtin_write_OSCCONH(value)
See MPLAB Help for more information.

```

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

\subsection*{11.6.3.2 Continuous State Monitoring}

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset is triggered.

\subsection*{11.6.3.3 Configuration Bit Pin Select Lock}

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY Configuration bit (FOSC<5>) blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure does not execute, and the peripheral pin select control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.
In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the peripheral pin select registers.

\subsection*{11.7 I/O Helpful Tips}
1. In some cases, certain pins as defined in Table 289 under "Injection Current", have internal protection diodes to VDD and Vss. The term "Injection Current" is also referred to as "Clamp Current". On designated pins, with sufficient external current limiting precautions by the user, I/O pin input voltages are allowed to be greater or less than the data sheet absolute maximum ratings with nominal VDD with respect to the Vss and VDD supplies. Note that when the user application forward biases either of the high or low side internal input clamp diodes, that the resulting current being injected into the device that is clamped internally by the VDD and Vss power rails, may affect the ADC accuracy by four to six counts.
2. I/O pins that are shared with any analog input pin, (i.e., ANx), are always analog pins by default after any reset. Consequently, any pin(s) configured as an analog input pin, automatically disables the digital input pin buffer. As such, any attempt to read a digital input pin will always return a ' 0 ' regardless of the digital logic level on the pin if the analog pin is configured. To use a pin as a digital I/O pin on a shared ANx pin, the user application needs to configure the analog pin configuration registers in the ADC module, (i.e., ADxPCFGL, AD1PCFGH), by setting the appropriate bit that corresponds to that I/O port pin to a ' 1 '. On devices with more than one ADC, both analog pin configurations for both ADC modules must be configured as a digital I/O pin for that pin to function as a digital I/O pin.

> \begin{tabular}{ll} \hline Note: & Although it is not possible to use a digital \\ input pin when its analog function is \\ enabled, it is possible to use the digital I/O \\ output function, TRISx = 0x0, while the \\ analog function is also enabled. However, \\ this is not recommended, particularly if the \\ analog input is connected to an external \\ analog voltage source, which would cre- \\ ate signal contention between the analog \\ signal and the output pin driver. \end{tabular}

Most I/O pins have multiple functions. Referring to the device pin diagrams in the data sheet, the priorities of the functions allocated to any pins are indicated by reading the pin name from left-to-right. The left most function name takes precedence over any function to its right in the naming convention. For example: AN16/ T2CK/T7CK/RC1. This indicates that AN16 is the highest priority in this example and will supersede all other functions to its right in the list. Those other functions to its right, even if enabled, would not work as long as any other function to its left was enabled. This rule applies to all of the functions listed for a given pin.

\subsection*{11.8 I/O Ports Resources}

Many useful resources related to I/O Ports are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{11.8.1 KEY RESOURCES}
- Section 10. "I/O Ports" (DS70193)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{11.9 Peripheral Pin Select Registers}

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices implement 27 registers for remappable peripheral configuration:
- 14 Input Remappable Peripheral Registers:
- RPINR0-RPINR1, RPINR3-RPINR4, RPINR7, RPINR10-RPINR11, RPINR18RPINR23 and PRINR26
- 13 Output Remappable Peripheral Registers:
- RPOR0-RPOR12

Note: Input and Output Register values can only be changed if the IOLOCK bit (OSCCON<6>) is set to ' 0 '. See Section 11.6.3.1 "Control Register Lock" for a specific command sequence.

\section*{REGISTER 11-1: RPINRO: PERIPHERAL PIN SELECT INPUT REGISTER 0}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & INT1R<4:0> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\(\mathrm{U}-0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 7 & & \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 INT1R<4:0>: Assign External Interrupt 1 (INTR1) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RP0
bit 7-0 Unimplemented: Read as ' 0 '

REGISTER 11-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline \multicolumn{9}{|c|}{\(\mathrm{U}-0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) \\
\hline- & - & - & & & INT2R<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}

bit 15-5
Unimplemented: Read as ' 0 '
bit 4-0 INTR2R<4:0>: Assign External Interrupt 2 (INTR2) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RP0

REGISTER 11-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & T3CKR<4:0> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & T2CKR<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 T3CKR<4:0>: Assign Timer3 External Clock (T3CK) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
\(00001=\) Input tied to RP1
00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 T2CKR<4:0>: Assign Timer2 External Clock (T2CK) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RPO

\section*{REGISTER 11-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & T5CKR<4:0> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline \multicolumn{9}{|c|}{\(\mathrm{U}-0\)} & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & T4CKR<4:0> & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 T5CKR<4:0>: Assign Timer5 External Clock (T5CK) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 T4CKR<4:0>: Assign Timer4 External Clock (T4CK) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RPO

\section*{REGISTER 11-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7}
\begin{tabular}{|c|c|c|cccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & \(R / W-1\) & \(R / W-1\) & \(R / W-1\) & R/W-1 \\
\hline- & - & - & & & IC2R<4:0> & & \\
\hline bit 15 \\
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline - & - & - & & & IC1R<4:0> & & \\
\hline bit 7
\end{tabular}
\end{tabular}\(.\)\begin{tabular}{l} 
\\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 IC2R<4:0>: Assign Input Capture 2 (IC2) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
\(00001=\) Input tied to RP1
00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 IC1R<4:0>: Assign Input Capture 1 (IC1) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RPO

\section*{REGISTER 11-6: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTERS 10}
\begin{tabular}{|c|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{\(\mathrm{U}-0\)} \\
\hline & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & IC8R<4:0> & & \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{\(\mathrm{U}-0\)} \\
\hline & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline b 7 & - & - & & & IC7R<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
```

bit 15-13 Unimplemented: Read as '0'
bit 12-8 IC8R<4:0>: Assign Input Capture 8 (IC8) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
•
•
00001 = Input tied to RP1
00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as ' }0\mathrm{ '
bit 4-0 IC7R<4:0>: Assign Input Capture 7 (IC7) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
•
-
00001 = Input tied to RP1
00000 = Input tied to RP0

```

\section*{REGISTER 11-7: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) \\
\hline- & - & - & & & OCFAR<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { bit 15-5 Unimplemented: Read as ' } 0 \text { ' } \\ \text { bit 4-0 } & \text { OCFAR<4:0>: Assign Output Compare A (OCFA) to the corresponding RPn pin }\end{array}\)
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
\(00001=\) Input tied to RP1
\(00000=\) Input tied to RP0

\section*{REGISTER 11-8: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18}
\begin{tabular}{|c|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{\(\mathrm{U}-0\)} \\
\hline & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & U1CTSR<4:0> & & \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{\(\mathrm{U}-0\)} \\
\hline & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline bit 7 & - & - & & & U1RXR<4:0> & & \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
```

bit 15-13 Unimplemented: Read as '0'
bit 12-8 U1CTSR<4:0>: Assign UART1 Clear to Send (\overline{U1CTS)}}\mathrm{ to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
•
•
00001 = Input tied to RP1
00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as '0'
bit 4-0 U1RXR<4:0>: Assign UART1 Receive (U1RX) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
•
-
00001 = Input tied to RP1
00000 = Input tied to RP0

```

REGISTER 11-9: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & U2CTSR<4:0> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & \(R / W-1\) & \(R / W-1\) & \(R / W-1\) & \(R / W-1\) \\
\hline- & - & - & & & \(U 2 R X R<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
```

bit 15-13 Unimplemented: Read as '0'
bit 12-8 U2CTSR<4:0>: Assign UART2 Clear to Send (\overline{UCTS}) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
-
•
00001 = Input tied to RP1
00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as ' }0\mathrm{ '
bit 4-0 U2RXR<4:0>: Assign UART2 Receive (U2RX) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
•
•
00001 = Input tied to RP1
00000 = Input tied to RP0

```

REGISTER 11-10: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20
\begin{tabular}{|c|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{\(\mathrm{U}-0\)} \\
\hline & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & SCK1R<4:0> & & \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{\(\mathrm{U}-0\)} \\
\hline & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline b 7 & - & - & & & SDI1R<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-13 & Unimplemented: Read as '0' \\
bit 12-8 & SCK1R<4:0>: Assign SPI1 Clock Input (SCK1) to the corresponding RPn pin \\
& \(11111=\) Input tied to VSS \\
& \(11001=\) Input tied to RP25 \\
& - \\
& - \\
& \(00001=\) Input tied to RP1 \\
& \(00000=\) Input tied to RP0 \\
bit 7-5 & Unimplemented: Read as '0' \\
bit 4-0 & SDI1R<4:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPn pin \\
& \(11111=\) Input tied to Vss \\
& \(11001=\) Input tied to RP25 \\
& - \\
& - \\
& - \\
& \(00001=\) Input tied to RP1 \\
& \(00000=\) Input tied to RP0
\end{tabular}

REGISTER 11-11: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) \\
\hline- & - & - & & & \(\mathrm{SS} 1 \mathrm{R}<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
```

bit 15-5 Unimplemented: Read as '0'
bit 4-0 SS1R<4:0>: Assign SPI1 Slave Select Input (\overline{SS1}) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
•
-
-
00001 = Input tied to RP1
00000 = Input tied to RP0

```

\section*{REGISTER 11-12: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & SCK2R<4:0> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline- & - & - & & & SDI2R<4:0> & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}
\[
\begin{array}{|lll}
\hline \text { Legend: } & & \\
R=\text { Readable bit } & W=\text { Writable bit } & U=\text { Unimplemented bit, read as ' } 0 \text { ' } \\
-n=\text { Value at POR } & ' 1 '=\text { Bit is set } & ' 0 \text { ' }=\text { Bit is cleared }
\end{array}
\]
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 SCK2R<4:0>: Assign SPI2 Clock Input (SCK2) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1 00000 = Input tied to RP0
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 SDI2R<4:0>: Assign SPI2 Data Input (SDI2) to the corresponding RPn pin
11111 = Input tied to Vss
\(11001=\) Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RPO

REGISTER 11-13: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 \\
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline - & - & - & & SS2R<4:0> & & \\
\hline bit 7 &
\end{tabular}
\end{tabular}\(.\)\begin{tabular}{l} 
bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-5 Unimplemented: Read as ' 0 '
bit 4-0 SS2R<4:0>: Assign SPI2 Slave Select Input ( \(\overline{\mathrm{SS} 2}\) ) to the corresponding RPn pin
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
\(00001=\) Input tied to RP1
\(00000=\) Input tied to RP0

REGISTER 11-14: RPINR26: PERIPHERAL PIN SELECT INPUT REGISTER 26(1)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) & \(\mathrm{R} / \mathrm{W}-1\) \\
\hline- & - & - & & & \(\mathrm{C} 1 \mathrm{RXR}<4: 0>\) & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\(\begin{array}{ll}\text { bit 15-5 } & \text { Unimplemented: Read as ' } 0 \text { ' } \\ \text { bit 4-0 } & \text { C1RXR<4:0>: Assign ECAN1 Receive (C1RX) to the corresponding RPn pin }\end{array}\)
11111 = Input tied to Vss
11001 = Input tied to RP25
-
-
-
00001 = Input tied to RP1
\(00000=\) Input tied to RP0

Note 1: This register is disabled on devices without ECAN \({ }^{\text {TM }}\) modules.

REGISTER 11-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTERS 0
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 1 R<4: 0>\) & & \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}


\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP1R<4:0>: Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP0R<4:0>: Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTERS 1
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & \(R / W-0\) & \(R / W-0\) & R/W-0 \\
\hline- & - & - & & & \(R P 3 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|cccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 2 R<4: 0>\) & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP3R<4:0>: Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP2R<4:0>: Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 11-2 for peripheral function numbers)

\section*{REGISTER 11-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTERS 2}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & \(R / W-0\) & \(R / W-0\) \\
\hline- & - & - & & & \(R P 5 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline- & - & - & & & \(R P 4 R<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP5R<4:0>: Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP4R<4:0>: Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 11-2 for peripheral function numbers)

\section*{REGISTER 11-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTERS 3}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 7 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 6 R<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP7R<4:0>: Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP6R<4:0>: Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTERS 4
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 9 R<4: 0>\) & & \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}


\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP9R<4:0>: Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP8R<4:0>: Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTERS 5
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline- & - & - & & & \(R P 11 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline \multicolumn{9}{|c|}{\(\mathrm{U}-0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 10 R<4: 0>\) & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) = Bit is cleared
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 \(\quad\) RP11R<4:0>: Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP10R<4:0>: Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 11-2 for peripheral function numbers)

\section*{REGISTER 11-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTERS 6}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 13 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline- & - & - & & & \(R P 12 R<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP13R<4:0>: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP12R<4:0>: Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 11-2 for peripheral function numbers)

\section*{REGISTER 11-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTERS 7}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 15 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 14 R<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP15R<4:0>: Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP14R<4:0>: Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 11-2 for peripheral function numbers)

REGISTER 11-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTERS \(\mathbf{8}^{(1)}\)
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 17 R<4: 0>\) & & \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & - & \multicolumn{5}{|c|}{RP16R<4:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP17R<4:0>: Peripheral Output Function is Assigned to RP17 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP16R<4:0>: Peripheral Output Function is Assigned to RP16 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTERS \(\mathbf{9}^{(1)}\)
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & \(R P 19 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|cccccc|}
\hline U-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(R / W-0\) & \(R / W-0\) & \(\mathrm{R} / \mathrm{W}-0\) \\
\hline- & - & - & & & \(R P 18 R<4: 0>\) & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP19R<4:0>: Peripheral Output Function is Assigned to RP19 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP18R<4:0>: Peripheral Output Function is Assigned to RP18 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTERS \(\mathbf{1 0}^{(1)}\)
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline- & - & - & & & \(R P 21 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|l|l|llllll|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 20 R<4: 0>\) & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 RP21R<4:0>: Peripheral Output Function is Assigned to RP21 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP20R<4:0>: Peripheral Output Function is Assigned to RP20 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTERS 11 \({ }^{(1)}\)
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 23 R<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) & \(\mathrm{R} / \mathrm{W}-0\) \\
\hline- & - & - & & & \(\mathrm{RP} 22 \mathrm{R}<4: 0>\) & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & ' 0 ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-13 & Unimplemented: Read as ' 0 ' \\
bit 12-8 & \begin{tabular}{l} 
RP23R<4:0>: Peripheral Output Function is Assigned to RP23 Output Pin bits (see Table 11-2 for \\
peripheral function numbers)
\end{tabular} \\
bit 7-5 & \begin{tabular}{l} 
Unimplemented: Read as ' 0 '
\end{tabular} \\
bit 4-0 & \begin{tabular}{l} 
RP22R<4:0>: Peripheral Output Function is Assigned to RP22 Output Pin bits (see Table 11-2 for \\
peripheral function numbers)
\end{tabular}
\end{tabular}

Note 1: This register is implemented in 44-pin devices only.

REGISTER 11-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTERS 12 \({ }^{(1)}\)
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 25 R<4: 0>\) & & \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & \(R P 24 R<4: 0>\) & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-8 \(\quad\) RP25R<4:0>: Peripheral Output Function is Assigned to RP25 Output Pin bits (see Table 11-2 for peripheral function numbers)
bit 7-5 Unimplemented: Read as ' 0 '
bit 4-0 RP24R<4:0>: Peripheral Output Function is Assigned to RP24 Output Pin bits (see Table 11-2 for peripheral function numbers)

Note 1: This register is implemented in 44-pin devices only.

\subsection*{12.0 TIMER1}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer 1 module is a 16 -bit timer, which can serve as the time counter for the real-time clock, or operate as a free-running interval timer/counter.
The Timer1 module has the following unique features over other timers:
- Can be operated from the low power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source.
- The external clock input (T1CK) can optionally be synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

The unique features of Timer1 allow it to be used for Real Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 12-1.
The Timer1 module can operate in one of the following modes:
- Timer mode
- Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.
The Timer modes are determined by the following bits:
- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

Timer control bit setting for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS
\begin{tabular}{|l|c|c|c|}
\hline \multicolumn{1}{|c|}{ Mode } & TCS & TGATE & TSYNC \\
\hline \hline Timer & 0 & 0 & x \\
\hline Gated timer & 0 & 1 & x \\
\hline \begin{tabular}{l} 
Synchronous \\
counter
\end{tabular} & 1 & x & 1 \\
\hline \begin{tabular}{l} 
Asynchronous \\
counter
\end{tabular} & 1 & x & 0 \\
\hline
\end{tabular}

FIGURE 12-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM


Note 1: Refer to Section 9.0 "Oscillator Configuration" for information on enabling the secondary oscillator.

\subsection*{12.1 Timer Resources}

Many useful resources related to Timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
\begin{tabular}{|ll|}
\hline Note: & \begin{tabular}{l} 
In the event you are not able to access the \\
product page using the link above, enter \\
this URL in your browser:
\end{tabular} \\
& http://www.microchip.com/wwwproducts/ \\
& Devices.aspx?dDocName=en532315
\end{tabular}

\subsection*{12.1.1 KEY RESOURCES}
- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{12.2 Timer1 Control Register}

\section*{REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline TON & - & TSIDL & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 \\
\hline- & TGATE & TCKPS<1:0> & - & TSYNC & TCS & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}
bit 15 TON: Timer1 On bit
\(1=\) Starts 16 -bit Timer 1
\(0=\) Stops 16 -bit Timer 1
bit 14 Unimplemented: Read as ' 0 '
bit 13 TSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit 6 TGATE: Timer1 Gated Time Accumulation Enable bit
When TCS = 1 :
This bit is ignored.
When TCS = 0 :
1 = Gated time accumulation enabled
\(0=\) Gated time accumulation disabled
bit 5-4 TCKPS<1:0>: Timer1 Input Clock Prescaler Select bits
\(11=1: 256\)
\(10=1: 64\)
\(01=1: 8\)
\(00=1: 1\)
bit \(3 \quad\) Unimplemented: Read as ' 0 '
bit 2 TSYNC: Timer1 External Clock Input Synchronization Select bit
When TCS = 1:
1 = Synchronize external clock input
0 = Do not synchronize external clock input
When TCS = 0 :
This bit is ignored.
bit 1 TCS: Timer1 Clock Source Select bit
1 = External clock from pin T1CK (on the rising edge)
0 = Internal clock (FCY)
bit \(0 \quad\) Unimplemented: Read as ' 0 '

NOTES:

\subsection*{13.0 TIMER2/3 AND TIMER4/5 FEATURE}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 11. "Timers" (DS70205) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 and Timer4 are Type B timers with the following specific features:
- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler
A block diagram of the Type \(B\) timer is shown in Figure 13-1.
Timer3 and Timer5 are Type C timers with the following specific features:
- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- At least one Type C timer has the ability to trigger an A/D conversion
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler
A block diagram of the Type \(C\) timer is shown in Figure 13-2.

FIGURE 13-1: TYPE B TIMER BLOCK DIAGRAM (x = 2 or 4 )


FIGURE 13-2: TYPE C TIMER BLOCK DIAGRAM (x=3 or 5)


The Timer2/3 and Timer4/5 modules can operate in one of the following modes:
- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (Fcy). In Synchronous Counter mode, the input clock is derived from the external clock input at TxCK pin.
The timer modes are determined by the following bits:
- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 13-1.

TABLE 13-1: TIMER MODE SETTINGS
\begin{tabular}{|l|c|c|}
\hline \multicolumn{1}{|c|}{ Mode } & TCS & TGATE \\
\hline \hline Timer & 0 & 0 \\
\hline Gated timer & 0 & 1 \\
\hline Synchronous counter & 1 & x \\
\hline
\end{tabular}

\subsection*{13.1 16-Bit Operation}

To configure any of the timers for individual 16-bit operation:
1. Clear the T32 bit corresponding to that timer.
2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the TCS and TGATE bits.
4. Load the timer period value into the \(P R x\) register.
5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
6. Set the TON bit.

Note: Only Timer2 and Timer3 can trigger a DMA data transfer.

\subsection*{13.2 32-Bit Operation}

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control register ( \(\mathrm{TxCON}<3>\) ) must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (Isw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control register (TxCON) bits are required for setup and control. Type C timer control register bits are ignored (except TSIDL bit).
For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.
The Type B and Type C timers that can be combined to form a 32-bit timer are listed in Table 13-2.

\section*{TABLE 13-2: 32-BIT TIMER}
\begin{tabular}{|c|c|}
\hline TYPE B Timer (Isw) & TYPE C Timer (msw) \\
\hline \hline Timer2 & Timer3 \\
\hline Timer4 & Timer5 \\
\hline
\end{tabular}

A block diagram representation of the 32-bit timer module is shown in Figure 13-3. The 32-timer module can operate in one of the following modes:
- Timer mode
- Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 or Timer4/5 for 32-bit operation:
1. Set the T32 control bit.
2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS<1:0> bits.
3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
4. Load the timer period value. PR3 or PR5 contains the most significant word of the value, while PR2 or PR4 contains the least significant word.
5. If interrupts are required, set the interrupt enable bits, T3IE or T5IE. Use the priority bits, T3IP<2:0> or T5IP<2:0> to set the interrupt priority. While Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2 or TMR5:TMR4, which always contains the most significant word of the count, while TMR2 or TMR4 contains the least significant word.

FIGURE 13-3: 32-BIT TIMER BLOCK DIAGRAM


Note 1: ADC trigger is available only on TMR3:TMR2 and TMR5:TMR2 32-bit timers.
2: Timer \(x\) is a Type \(B\) Timer \((x=2\) and 4\()\).
3: Timer y is a Type C Timer \((\mathrm{y}=3\) and 5 ).

\subsection*{13.3 Timer Resources}

Many useful resources related to Timers are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en532315

\subsection*{13.3.1 KEY RESOURCES}
- Section 11. "Timers" (DS70205)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{13.4 Timerx/y Control Registers}

REGISTER 13-1: TXCON: TIMER CONTROL REGISTER (X = 2 OR 4, Y = 3 OR 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline TON & - & TSIDL & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & U-0 \\
\hline- & TGATE & TCKPS \(<1: 0>\) & T32 & - & TCS & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & TON: Timerx On bit \\
\hline & When T32 = 1 (in 32-bit Timer mode): \\
\hline & 1 = Starts 32-bit TMRx:TMRy timer pair \\
\hline & \(0=\) Stops 32-bit TMRx:TMRy timer pair \\
\hline & When T32 \(=0\) (in 16-bit Timer mode): \\
\hline & 1 = Starts 16-bit timer \\
\hline & \(0=\) Stops 16-bit timer \\
\hline
\end{tabular}
bit 14 Unimplemented: Read as ' 0 '
bit 13 TSIDL: Stop in Idle Mode bit
1 = Discontinue timer operation when device enters Idle mode
\(0=\) Continue timer operation in Idle mode
bit 12-7 Unimplemented: Read as ' 0 '
bit 6 TGATE: Timerx Gated Time Accumulation Enable bit
When TCS = 1:
This bit is ignored.
When TCS = 0:
1 = Gated time accumulation enabled
\(0=\) Gated time accumulation disabled
bit 5-4 TCKPS<1:0>: Timerx Input Clock Prescale Select bits
\(11=1: 256\) prescale value
\(10=1: 64\) prescale value
\(01=1: 8\) prescale value
\(00=1: 1\) prescale value
bit \(3 \quad\) T32: 32-bit Timerx Mode Select bit
1 = TMRx and TMRy form a 32-bit timer
\(0=\) TMRx and TMRy form separate 16-bit timer
bit 2 Unimplemented: Read as ' 0 '
bit 1 TCS: Timerx Clock Source Select bit
1 = External clock from TxCK pin
\(0=\) Internal clock (Fosc/2)
bit 0
Unimplemented: Read as ' 0 '

REGISTER 13-2: TxCON: TIMER CONTROL REGISTER ( \(x=3\) OR 5)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline TON \({ }^{(2)}\) & - & TSIDL \({ }^{(1)}\) & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & U-0 \\
\hline - & TGATE \({ }^{(2)}\) & TCKP & > \({ }^{(2)}\) & - & - & TCS \({ }^{(2)}\) & - \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemente & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{bit 15} & TON: Timery On bit \({ }^{(2)}\) \\
\hline & 1 = Starts 16-bit Timerx \\
\hline & 0 = Stops 16-bit Timerx \\
\hline bit 14 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 13} & TSIDL: Stop in Idle Mode bit \({ }^{(1)}\) \\
\hline & \begin{tabular}{l}
1 = Discontinue timer operation when device enters Idle mode \\
\(0=\) Continue timer operation in Idle mode
\end{tabular} \\
\hline bit 12-7 & Unimplemented: Read as '0' \\
\hline \multirow[t]{6}{*}{bit 6} & TGATE: Timerx Gated Time Accumulation Enable bit \({ }^{(2)}\) \\
\hline & When TCS = 1: \\
\hline & This bit is ignored. \\
\hline & When TCS = 0: \\
\hline & 1 = Gated time accumulation enabled \\
\hline & \(0=\) Gated time accumulation disabled \\
\hline \multirow[t]{5}{*}{bit 5-4} & TCKPS<1:0>: Timerx Input Clock Prescale Select bits \({ }^{(2)}\) \\
\hline & \(11=1: 256\) prescale value \\
\hline & \(10=1: 64\) prescale value \\
\hline & \(01=1: 8\) prescale value \\
\hline & \(00=1: 1\) prescale value \\
\hline bit 3-2 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 1} & TCS: Timerx Clock Source Select bit \({ }^{(2)}\) \\
\hline & 1 = External clock from TxCK pin \\
\hline & 0 = Internal clock (Fosc/2) \\
\hline bit 0 & Unimplemented: Read as '0' \\
\hline
\end{tabular}

Note 1: When 32-bit timer operation is enabled \((T 32=1)\) in the Timer Control register \((T x C O N<3>)\), the TSIDL bit must be cleared to operate the 32-bit timer in Idle mode.
2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control register ( \(\mathrm{TxCON}<3>\) ), these bits have no effect.

NOTES:

\subsection*{14.0 INPUT CAPTURE}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices support up to four input capture channels.
The input capture module captures the 16 -bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:
- Simple Capture Event modes:
- Capture timer value on every falling edge of input at ICx pin
- Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
- Capture timer value on every 4th rising edge of input at ICx pin
- Capture timer value on every 16 th rising edge of input at ICx pin

Each input capture channel can select one of two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:
- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values:
- Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts

Note: Only IC1 and IC2 can trigger a DMA data transfer. If DMA data transfers are required, the FIFO buffer size must be set to ' 1 ' ( \(\mathrm{ICl}<1: 0>=00\) ).

FIGURE 14-1: INPUT CAPTURE BLOCK DIAGRAM


Note: An ' \(x\) ' in a signal, register or bit name denotes the number of the capture channel.

\subsection*{14.1 Input Capture Resources}

Many useful resources related to Input Capture are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwproducts/
Devices.aspx?dDocName=en532315

\subsection*{14.1.1 KEY RESOURCES}
- Section 12. "Input Capture" (DS70198)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{14.2 Input Capture Registers}

\section*{REGISTER 14-1: ICxCON: INPUT CAPTURE \(x\) CONTROL REGISTER ( \(x=1,2,7\) OR 8)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & ICSIDL & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|ccc|}
\hline R/W-0 & R/W-0 & R/W-0 & R-0, HC & R-0, HC & R/W-0 & R/W-0 & R/W-0 \\
\hline ICTMR & \(I C I<1: 0>\) & \(I C O V\) & \(I C B N E\) & & ICM<2:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H C=\) Cleared in Hardware & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\mathrm{Bit}\) is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13 ICSIDL: Input Capture Module Stop in Idle Control bit
1 = Input capture module halts in CPU Idle mode
\(0=\) Input capture module continues to operate in CPU Idle mode
bit 12-8 Unimplemented: Read as ' 0 '
bit 7 ICTMR: Input Capture Timer Select bits
1 = TMR2 contents are captured on capture event
\(0=\) TMR3 contents are captured on capture event
bit 6-5 ICI<1:0>: Select Number of Captures per Interrupt bits
11 = Interrupt on every fourth capture event
\(10=\) Interrupt on every third capture event
01 = Interrupt on every second capture event
\(00=\) Interrupt on every capture event
bit \(4 \quad\) ICOV: Input Capture Overflow Status Flag bit (read-only)
1 = Input capture overflow occurred
\(0=\) No input capture overflow occurred
bit 3 ICBNE: Input Capture Buffer Empty Status bit (read-only)
1 = Input capture buffer is not empty, at least one more capture value can be read
\(0=\) Input capture buffer is empty
bit 2-0
ICM<2:0>: Input Capture Mode Select bits
111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode
(Rising edge detect only, all other control bits are not applicable)
\(110=\) Unused (module disabled)
101 = Capture mode, every 16th rising edge
\(100=\) Capture mode, every 4th rising edge
011 = Capture mode, every rising edge
010 = Capture mode, every falling edge
001 = Capture mode, every edge (rising and falling)
( \(\mathrm{ICl}<1: 0>\) bits do not control interrupt generation for this mode)
\(000=\) Input capture module turned off

NOTES:

\subsection*{15.0 OUTPUT COMPARE}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the compare register value. The Output Compare module generates either a single output pulse or a sequence of output pulses, by changing the state of the output pin on the compare match events. The Output Compare module can also generate interrupts on compare match events.
The Output Compare module has multiple operating modes:
- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without fault protection
- PWM mode with fault protection

FIGURE 15-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM


\subsection*{15.1 Output Compare Modes}

Configure the Output Compare modes by setting the appropriate Output Compare Mode bits ( \(\mathrm{OCM}<2: 0>\) ) in the Output Compare Control register ( \(\mathrm{OCxCON}<2: 0>\) ). Table 15-1 lists the different bit settings for the Output Compare modes. Figure 15-2 illustrates the output compare operation for various modes. The user application must disable the associated timer when writing to the output compare control registers to avoid malfunctions.

Note 1: Only OC1 and OC2 can trigger a DMA data transfer.
2: See Section 13. "Output Compare" (DS70209) in the "dsPIC33F/PIC24H Family Reference Manual" for OCxR and OCxRS register restrictions.

TABLE 15-1: OUTPUT COMPARE MODES
\begin{tabular}{|c|l|l|l|}
\hline OCM<2:0> & \multicolumn{1}{|c|}{ Mode } & \multicolumn{1}{c|}{ OCx Pin Initial State } & \multicolumn{1}{c|}{ OCx Interrupt Generation } \\
\hline \hline 000 & Module Disabled & Controlled by GPIO register & \\
\hline 001 & Active-Low One-Shot & 0 & - \\
\hline 010 & Active-High One-Shot & 1 & OCx Rising edge \\
\hline 011 & Toggle Mode & Current output is maintained & OCx Rising and Falling edge \\
\hline 100 & Delayed One-Shot & 0 & OCx Falling edge \\
\hline 101 & Continuous Pulse mode & 0 & OCx Falling edge \\
\hline 110 & \begin{tabular}{l} 
PWM mode without fault \\
protection
\end{tabular} & \begin{tabular}{l}
0, if OCxR is zero \\
1, if OCxR is non-zero
\end{tabular} & No interrupt \\
\hline 111 & PWM mode with fault protection & \begin{tabular}{l}
0, if OCxR is zero \\
1, if OCxR is non-zero
\end{tabular} & OCFA Falling edge for OC1 to OC4 \\
\hline
\end{tabular}

\section*{FIGURE 15-2: OUTPUT COMPARE OPERATION}


\subsection*{15.2 Output Compare Resources}

Many useful resources related to Output Compare are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{15.2.1 KEY RESOURCES}
- Section 13. "Output Compare" (DS70209)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{15.3 Output Compare Control Registers}

REGISTER 15-1: OCxCON: OUTPUT COMPAREx CONTROL REGISTER (x = 1, 2, 3 OR 4)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & OCSIDL & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline U-0 & U-0 & U-0 & R-0 HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline - & - & - & OCFLT & OCTSEL & & < \(<2: 0\) & \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HC = Cleared in Hardware & HS = Set in Hardware \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-14 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 13} & OCSIDL: Stop Output Compare in Idle Mode Control bit \\
\hline & 1 = Output Compare x halts in CPU Idle mode \\
\hline & \(0=\) Output Compare x continues to operate in CPU Idle mode \\
\hline bit 12-5 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 4} & OCFLT: PWM Fault Condition Status bit \\
\hline & \begin{tabular}{l}
1 = PWM Fault condition has occurred (cleared in hardware only) \\
\(0=\) No PWM Fault condition has occurred \\
(This bit is only used when OCM<2:0> = 111)
\end{tabular} \\
\hline \multirow[t]{3}{*}{bit 3} & OCTSEL: Output Compare Timer Select bit \\
\hline & 1 = Timer3 is the clock source for Compare x \\
\hline & \(0=\) Timer2 is the clock source for Compare x \\
\hline \multirow[t]{8}{*}{bit 2-0} & OCM<2:0>: Output Compare Mode Select bits \\
\hline & 111 = PWM mode on OCx, Fault pin enabled \\
\hline & \(110=\) PWM mode on OCx, Fault pin disabled \\
\hline & 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin \\
\hline & \(100=\) Initialize OCx pin low, generate single output pulse on OCx pin \\
\hline & \(010=\) Initialize OCx pin high, compare event forces OCx pin low \\
\hline & 001 = Initialize OCx pin low, compare event forces OCx pin high \\
\hline & \(000=\) Output compare channel is disabled \\
\hline
\end{tabular}

\subsection*{16.0 SERIAL PERIPHERAL INTERFACE (SPI)}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) of the "dsPIC33F/PIC24H Family Reference Manual', which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters, etc. The SPI module is compatible with Motorola \({ }^{\circledR}\) SPI and SIOP.
Each SPI module consists of a 16-bit shift register, SPIxSR (where \(x=1\) or 2 ), used for shifting data in and out, and a buffer register, SPlxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.
The serial interface consists of 4 pins:
- SDIx (serial data input)
- SDOx (serial data output)
- SCKx (shift clock input or output)
- SSx (active-low slave select)

In Master mode operation, SCK is a clock output. In Slave mode, it is a clock input.

FIGURE 16-1: SPI MODULE BLOCK DIAGRAM


\subsection*{16.1 SPI Helpful Tips}
1. In Frame mode, if there is a possibility that the master may not be initialized before the slave:
a) If FRMPOL (SPIxCON2<13>) \(=1\), use a pull-down resistor on \(\overline{S S x}\).
b) If \(\mathrm{FRMPOL}=0\), use a pull-up resistor on \(\overline{S S x}\).
Note: This insures that the first frame transmission after initialization is not shifted or corrupted.
2. In non-framed 3-wire mode, (i.e., not using \(\overline{\mathrm{SSx}}\) from a master):
a) If CKP \((\operatorname{SPIxCON} 1<6>)=1\), always place a pull-up resistor on \(\overline{S S x}\).
b) If \(C K P=0\), always place a pull-down resistor on SSx.
Note: This will insure that during power-up and initialization the master/slave will not lose sync due to an errant SCK transition that would cause the slave to accumulate data shift errors for both transmit and receive appearing as corrupted data.
3. FRMEN (SPIxCON2<15>) = 1 and SSEN (SPIxCON1<7>) = 1 are exclusive and invalid. In Frame mode, SCKx is continuous and the Frame sync pulse is active on the \(\overline{\mathrm{SSx}}\) pin, which indicates the start of a data frame.
Note: Not all third-party devices support Frame mode timing. Refer to the SPI electrical characteristics for details.
4. In Master mode only, set the SMP bit (SPIxCON1<9>) to a ' 1 ' for the fastest SPI data rate possible. The SMP bit can only be set at the same time or after the MSTEN bit (SPIxCON1<5>) is set.
5. To avoid invalid slave read data to the master, the user's master software must guarantee enough time for slave software to fill its write buffer before the user application initiates a master write/read cycle. It is always advisable to preload the SPIxBUF transmit register in advance of the next master transaction cycle. SPIxBUF is transferred to the SPI shift register and is empty once the data transmission begins.

\subsection*{16.2 SPI Resources}

Many useful resources related to SPI are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{16.2.1 KEY RESOURCES}
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{16.3 SPI Registers}

\section*{REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline SPIEN & - & SPISIDL & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & R/C-0 & U-0 & U-0 & U-0 & U-0 & R-0 & R-0 \\
\hline- & SPIROV & - & - & - & - & SPITBF & SPIRBF \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Clearable bit & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\mathrm{Bit}\) is unknown \\
\hline
\end{tabular}
bit 15 SPIEN: SPIx Enable bit
1 = Enables module and configures SCKx, SDOx, SDIx and \(\overline{\text { SSx }}\) as serial port pins
0 = Disables module
bit 14 Unimplemented: Read as ' 0 '
bit 13 SPISIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-7
Unimplemented: Read as ' 0 '
bit 6 SPIROV: Receive Overflow Flag bit
1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register
\(0=\) No overflow has occurred.
bit 5-2 Unimplemented: Read as ' 0 '
bit 1 SPITBF: SPIx Transmit Buffer Full Status bit
1 = Transmit not yet started, SPIxTXB is full
\(0=\) Transmit started, SPIxTXB is empty
Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB.
Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
bit \(0 \quad\) SPIRBF: SPIx Receive Buffer Full Status bit
1 = Receive complete, SPIxRXB is full
\(0=\) Receive is not complete, SPIxRXB is empty
Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB.
Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.

\section*{REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & DISSCK & DISSDO & MODE16 & SMP & CKE \(^{(\mathbf{1})}\) \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline SSEN \({ }^{(3)}\) & CKP & MSTEN & & \multicolumn{2}{|l|}{SPRE<2:0> \({ }^{(2)}\)} & \multicolumn{2}{|l|}{PPRE<1:0> \({ }^{(2)}\)} \\
\hline \multicolumn{6}{|l|}{bit 7} & \multicolumn{2}{|r|}{bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only)
1 = Internal SPI clock is disabled, pin functions as I/O
\(0=\) Internal SPI clock is enabled
bit 11 DISSDO: Disable SDOx pin bit
1 = SDOx pin is not used by module; pin functions as I/O
\(0=\) SDOx pin is controlled by the module
bit 10 MODE16: Word/Byte Communication Select bit
\(1=\) Communication is word-wide (16 bits)
\(0=\) Communication is byte-wide ( 8 bits)
bit 9 SMP: SPIx Data Input Sample Phase bit
Master mode:
1 = Input data sampled at end of data output time
\(0=\) Input data sampled at middle of data output time
Slave mode:
SMP must be cleared when SPIx is used in Slave mode.
bit \(8 \quad\) CKE: SPIx Clock Edge Select bit \({ }^{(1)}\)
1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)
\(0=\) Serial output data changes on transition from Idle clock state to active clock state (see bit 6)
bit \(7 \quad\) SSEN: Slave Select Enable bit (Slave mode) \({ }^{(3)}\)
\(1=\overline{\text { SSX }}\) pin used for Slave mode
\(0=\overline{\text { SSx }}\) pin not used by module. Pin controlled by port function
bit \(6 \quad\) CKP: Clock Polarity Select bit
1 = Idle state for clock is a high level; active state is a low level
\(0=\) Idle state for clock is a low level; active state is a high level
bit 5 MSTEN: Master Mode Enable bit
1 = Master mode
0 = Slave mode

Note 1: The CKE bit is not used in the Framed SPI modes. Program this bit to ' 0 ' for the Framed SPI modes (FRMEN = 1).
2: Do not set both Primary and Secondary prescalers to a value of 1:1.
3: \(\quad\) This bit must be cleared when \(\operatorname{FRMEN}=1\).

\section*{REGISTER 16-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)}
bit 4-2 SPRE<2:0>: Secondary Prescale bits (Master mode) \({ }^{(\mathbf{2 )}}\)
111 = Secondary prescale 1:1
\(110=\) Secondary prescale 2:1
-
-
-
\(000=\) Secondary prescale 8:1
bit 1-0 PPRE<1:0>: Primary Prescale bits (Master mode) \({ }^{(\mathbf{2})}\)
\(11=\) Primary prescale 1:1
\(10=\) Primary prescale 4:1
01 = Primary prescale 16:1
\(00=\) Primary prescale 64:1

Note 1: The CKE bit is not used in the Framed SPI modes. Program this bit to ' 0 ' for the Framed SPI modes (FRMEN = 1).
2: Do not set both Primary and Secondary prescalers to a value of 1:1.
3: This bit must be cleared when FRMEN \(=1\).

\section*{REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline FRMEN & SPIFSD & FRMPOL & - & - & - & - & - \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & U-0 \\
\hline- & - & - & - & - & - & FRMDLY & - \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15 FRMEN: Framed SPIx Support bit
1 = Framed SPIx support enabled ( \(\overline{\mathrm{SSx}}\) pin used as frame sync pulse input/output)
0 = Framed SPIx support disabled
bit 14 SPIFSD: Frame Sync Pulse Direction Control bit
1 = Frame sync pulse input (slave)
\(0=\) Frame sync pulse output (master)
bit 13 FRMPOL: Frame Sync Pulse Polarity bit
1 = Frame sync pulse is active-high
\(0=\) Frame sync pulse is active-low
bit 12-2 Unimplemented: Read as ' 0 '
bit \(1 \quad\) FRMDLY: Frame Sync Pulse Edge Select bit
1 = Frame sync pulse coincides with first bit clock
\(0=\) Frame sync pulse precedes first bit clock
bit \(0 \quad\) Unimplemented: This bit must not be set to ' 1 ' by the user application

\subsection*{17.0 INTER-INTEGRATED CIRCUIT \({ }^{\text {TM }}\left(I^{2} C^{\text {TM }}\right.\) )}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Inter-Integrated Circuit \({ }^{\text {TM }}\) ( \(I^{2} C^{\text {TM }}\) )" (DS70195) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit ( \(\left.\right|^{2} \mathrm{C}\) ) module provides complete hardware support for both Slave and Multi-Master modes of the \(I^{2} \mathrm{C}\) serial communication standard, with a 16-bit interface.
The \(I^{2} \mathrm{C}\) module has a 2-pin interface:
- The SCLx pin is clock.
- The SDAx pin is data.

The \(\mathrm{I}^{2} \mathrm{C}\) module offers the following key features:
- \(\mathrm{I}^{2} \mathrm{C}\) interface supporting both Master and Slave modes of operation.
- \(I^{2}\) C Slave mode supports 7 -bit and 10 -bit addressing
- \(\mathrm{I}^{2} \mathrm{C}\) Master mode supports 7 -bit and 10 -bit addressing
- \(I^{2} \mathrm{C}\) port allows bidirectional transfers between master and slaves
- Serial clock synchronization for \(\mathrm{I}^{2} \mathrm{C}\) port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- \(\left.\right|^{2} \mathrm{C}\) supports multi-master operation, detects bus collision and arbitrates accordingly

\subsection*{17.1 Operating Modes}

The hardware fully implements all the master and slave functions of the \(1^{2} C\) Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.
The \(I^{2} \mathrm{C}\) module can operate either as a slave or a master on an \(\mathrm{I}^{2} \mathrm{C}\) bus.
The following types of \(\mathrm{I}^{2} \mathrm{C}\) operation are supported:
- \(I^{2} \mathrm{C}\) slave operation with 7 -bit addressing
- \(1^{2} \mathrm{C}\) slave operation with 10 -bit addressing
- \(1^{2}\) C master operation with 7 -bit or 10 -bit addressing

For details about the communication sequence in each of these modes, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.

FIGURE 17-1: \(\quad I^{2} C^{\text {TM }}\) BLOCK DIAGRAM \(\quad(x=1)\)


\section*{\(17.2 \quad I^{2} \mathrm{C}\) Resources}

Many useful resources related to \(\mathrm{I}^{2} \mathrm{C}\) are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwprod-ucts/Devices.aspx?dDocName=en532315

\subsection*{17.2.1 KEY RESOURCES}
- Section 19. "Inter-Integrated Circuit \({ }^{T M}\left(I^{2} C^{T M}\right)\) " (DS70195)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\section*{\(17.3 \quad I^{2} \mathrm{C}\) Registers}

I2CxCON and I2CxSTAT are control and status registers, respectively. The 12 CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CSTAT are read/write:
- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it
- 12 CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value
In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-1 HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline I2CEN & - & I2CSIDL & SCLREL & IPMIEN & A10M & DISSLW & SMEN \\
\hline \multicolumn{7}{|l|}{bit 15} & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 HC & R/W-0 HC & R/W-0 HC & R/W-0 HC & R/W-0 HC \\
\hline GCEN & STREN & ACKDT & ACKEN & RCEN & PEN & RSEN & SEN \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|llll|}
\hline Legend: & \(U=\) Unimplemented bit, read as ' 0 ' & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(H S=\) Set in hardware & \(H C=\) Cleared in hardware \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & I2CEN: I2Cx Enable bit \\
\hline & \begin{tabular}{l}
1 = Enables the I2Cx module and configures the SDAx and SCLx pins as serial port pins \\
\(0=\) Disables the I2Cx module. All \({ }^{2} \mathrm{C}\) pins are controlled by port functions
\end{tabular} \\
\hline bit 14 & Unimplemented: Read as '0' \\
\hline bit 13 & I2CSIDL: Stop in Idle Mode bit \\
\hline & \begin{tabular}{l}
1 = Discontinue module operation when device enters an Idle mode \\
\(0=\) Continue module operation in Idle mode
\end{tabular} \\
\hline bit 12 & SCLREL: SCLx Release Control bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) slave) \\
\hline & \[
\begin{aligned}
& 1=\text { Release SCLx clock } \\
& 0=\text { Hold SCLx clock low (clock stretch) }
\end{aligned}
\] \\
\hline & If STREN = 1: \\
\hline & Bit is R/W (i.e., software can write ' 0 ' to initiate stretch and write ' 1 ' to release clock). Hardware clear at beginning of slave transmission. Hardware clear at end of slave reception. \\
\hline
\end{tabular}

\section*{If STREN = 0:}

Bit is R/S (i.e., software can only write ' 1 ' to release clock). Hardware clear at beginning of slave transmission.
bit 11 IPMIEN: Intelligent Peripheral Management Interface (IPMI) Enable bit
1 = IPMI mode is enabled; all addresses Acknowledged
\(0=\) IPMI mode disabled
bit 10 A10M: 10-bit Slave Address bit
\(1=I 2 C x A D D\) is a 10 -bit slave address
\(0=12 C \times A D D\) is a 7 -bit slave address
bit 9 DISSLW: Disable Slew Rate Control bit
1 = Slew rate control disabled
0 = Slew rate control enabled
bit 8 SMEN: SMBus Input Levels bit
1 = Enable I/O pin thresholds compliant with SMBus specification
\(0=\) Disable SMBus input thresholds
bit 7 GCEN: General Call Enable bit (when operating as \(I^{2} C\) slave)
1 = Enable interrupt when a general call address is received in the I2CxRSR (module is enabled for reception)
\(0=\) General call address disabled
bit 6 STREN: SCLx Clock Stretch Enable bit (when operating as \(I^{2} \mathrm{C}\) slave)
Used in conjunction with SCLREL bit.
1 = Enable software or receive clock stretching
\(0=\) Disable software or receive clock stretching

\section*{REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)}
\begin{tabular}{|c|c|}
\hline bit 5 & ACKDT: Acknowledge Data bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master, applicable during master receive) \\
\hline & \begin{tabular}{l}
Value that is transmitted when the software initiates an Acknowledge sequence. \\
1 = Send NACK during Acknowledge \\
\(0=\) Send ACK during Acknowledge
\end{tabular} \\
\hline bit 4 & ACKEN: Acknowledge Sequence Enable bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master, applicable during master receive) \\
\hline & ```
1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit.
    Hardware clear at end of master Acknowledge sequence
0 = Acknowledge sequence not in progress
``` \\
\hline bit 3 & \begin{tabular}{l}
RCEN: Receive Enable bit (when operating as \(\left.\right|^{2} \mathrm{C}\) master) \\
1 = Enables Receive mode for \(\mathrm{I}^{2} \mathrm{C}\). Hardware clear at end of eighth bit of master receive data byte \\
\(0=\) Receive sequence not in progress
\end{tabular} \\
\hline bit 2 & \begin{tabular}{l}
PEN: Stop Condition Enable bit (when operating as \(I^{2} \mathrm{C}\) master) \\
1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence \\
\(0=\) Stop condition not in progress
\end{tabular} \\
\hline bit 1 & \begin{tabular}{l}
RSEN: Repeated Start Condition Enable bit (when operating as \(\mathrm{I}^{2} \mathrm{C}\) master) \\
1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence \\
\(0=\) Repeated Start condition not in progress
\end{tabular} \\
\hline bit 0 & \begin{tabular}{l}
SEN: Start Condition Enable bit (when operating as \(I^{2} \mathrm{C}\) master) \\
1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence \\
\(0=\) Start condition not in progress
\end{tabular} \\
\hline
\end{tabular}

\section*{REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-0 HSC & R-0 HSC & U-0 & U-0 & U-0 & R/C-0 HS & R-0 HSC & R-0 HSC \\
\hline ACKSTAT & TRSTAT & - & - & - & BCL & GCSTAT & ADD10 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/C-0 HS & R/C-0 HS & R-0 HSC & \multicolumn{1}{c|}{ R/C-0 HSC } & R/C-0 HSC & R-0 HSC & R-0 HSC & R-0 HSC \\
\hline IWCOL & I2COV & D_A & P & S & R_W & RBF & TBF \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|llll|}
\hline Legend: & \(U=\) Unimplemented bit, read as ' 0 ' & \(C=\) Clear only bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(H S=\) Set in hardware & \(H S C=\) Hardware set/cleared \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{bit 15} & ACKSTAT: Acknowledge Status bit (when operating as \(\mathrm{I}^{2} \mathrm{C}^{\mathrm{TM}}\) master, applicable to master transmit operation) \\
\hline & 1 = NACK received from slave \\
\hline & \(0=\) ACK received from slave \\
\hline & Hardware set or clear at end of slave Acknowledge. \\
\hline \multirow[t]{4}{*}{bit 14} & TRSTAT: Transmit Status bit (when operating as \({ }^{2} \mathrm{C}\) master, applicable to master transmit operation) \\
\hline & 1 = Master transmit is in progress (8 bits + ACK) \\
\hline & \(0=\) Master transmit is not in progress \\
\hline & Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge. \\
\hline bit 13-11 & Unimplemented: Read as '0' \\
\hline \multirow[t]{4}{*}{bit 10} & BCL: Master Bus Collision Detect bit \\
\hline & 1 = A bus collision has been detected during a master operation \\
\hline & \(0=\) No collision \\
\hline & Hardware set at detection of bus collision. \\
\hline \multirow[t]{4}{*}{bit 9} & GCSTAT: General Call Status bit \\
\hline & \(1=\) General call address was received \\
\hline & \(0=\) General call address was not received \\
\hline & Hardware set when address matches general call address. Hardware clear at Stop detection. \\
\hline \multirow[t]{4}{*}{bit 8} & ADD10: 10-bit Address Status bit \\
\hline & 1 = 10-bit address was matched \\
\hline & \(0=10\)-bit address was not matched \\
\hline & Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection. \\
\hline \multirow[t]{3}{*}{bit 7} & IWCOL: Write Collision Detect bit \\
\hline & \(1=\) An attempt to write the I2CxTRN register failed because the \(I^{2} \mathrm{C}\) module is busy \(0=\) No collision \\
\hline & Hardware set at occurrence of write to I2CxTRN while busy (cleared by software). \\
\hline \multirow[t]{3}{*}{bit 6} & I2COV: Receive Overflow Flag bit \\
\hline & 1 = A byte was received while the I2CxRCV register is still holding the previous byte \(0=\) No overflow \\
\hline & Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software). \\
\hline \multirow[t]{4}{*}{bit 5} & D_A: Data/Address bit (when operating as \({ }^{2} \mathrm{C}\) slave) \\
\hline & 1 = Indicates that the last byte received was data \\
\hline & \(0=\) Indicates that the last byte received was device address \\
\hline & Hardware clear at device address match. Hardware set by reception of slave byte. \\
\hline \multirow[t]{4}{*}{bit 4} & P: Stop bit \\
\hline & 1 = Indicates that a Stop bit has been detected last \\
\hline & \(0=\) Stop bit was not detected last \\
\hline & Hardware set or clear when Start, Repeated Start or Stop detected. \\
\hline
\end{tabular}

Hardware set or clear when Start, Repeated Start or Stop detected.

\section*{REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)}


\section*{REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & AMSK9 & AMSK8 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline AMSK7 & AMSK6 & AMSK5 & AMSK4 & AMSK3 & AMSK2 & AMSK1 & AMSK0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
```

Legend:

| $\mathrm{R}=$ Readable bit | W = Writable bit | $\mathrm{U}=$ Unimplemented bit, read as ' 0 ' |
| :---: | :---: | :---: |
| -n = Value at POR | ' 1 ' = Bit is set | ' 0 ' = Bit is cleared $\quad x=$ Bit is unknown |

```
bit 15-10 Unimplemented: Read as ' 0 '
bit 9-0 AMSKx: Mask for Address bit \(x\) Select bit
1 = Enable masking for bit \(x\) of incoming message address; bit match not required in this position
\(0=\) Disable masking for bit x ; bit match required in this position

\subsection*{18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24HJ32GP302/304, PIC24HJ64GPX02/ X04 and PIC24HJ128GPX02/X04 device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN 2.0, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA \({ }^{\circledR}\) encoder and decoder.

The primary features of the UART module are:
- Full-Duplex, 8- or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or two stop bits
- Hardware flow control option with \(\overline{U x C T S}\) and UxRTS pins
- Fully integrated Baud Rate Generator with 16 -bit prescaler
- Baud rates ranging from 10 Mbps to 38 bps at 40 MIPS
- 4-deep First-In First-Out (FIFO) Transmit Data buffer
- 4-deep FIFO Receive Data buffer
- Parity, framing and buffer overrun error detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive interrupts
- A separate interrupt for all UART error conditions
- Loopback mode for diagnostic support
- Support for sync and break characters
- Support for automatic baud rate detection
- IrDA \({ }^{\circledR}\) encoder and decoder logic
- \(16 x\) baud clock output for IrDA \({ }^{\circledR}\) support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these key hardware elements:
- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

\section*{FIGURE 18-1: UART SIMPLIFIED BLOCK DIAGRAM}


Note 1: Both UART1 and UART2 can trigger a DMA data transfer.
2: If DMA transfers are required, the UART TX/RX FIFO buffer must be set to a size of 1 byte/word (i.e., UTXISEL<1:0> = 00 and URXISEL<1:0> = 00).

\subsection*{18.1 UART Helpful Tips}
1. In multi-node direct-connect UART networks, UART receive inputs react to the complementary logic level defined by the URXINV bit (UxMODE<4>), which defines the idle state, the default of which is logic high, (i.e., URXINV = 0). Because remote devices do not initialize at the same time, it is likely that one of the devices, because the RX line is floating, will trigger a start bit detection and will cause the first byte received after the device has been initialized to be invalid. To avoid this situation, the user should use a pull-up or pull-down resistor on the RX pin depending on the value of the URXINV bit.
a) If \(\mathrm{URXINV}=0\), use a pull-up resistor on the RX pin.
b) If \(\operatorname{URXINV}=1\), use a pull-down resistor on the RX pin.
2. The first character received on a wake-up from Sleep mode caused by activity on the UxRX pin of the UART module will be invalid. In Sleep mode, peripheral clocks are disabled. By the time the oscillator system has restarted and stabilized from Sleep mode, the baud rate bit sampling clock relative to the incoming UxRX bit timing is no longer synchronized, resulting in the first character being invalid. This is to be expected.

\subsection*{18.2 UART Resources}

Many useful resources related to UART are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{18.2.1 KEY RESOURCES}
- Section 17. "UART" (DS70188)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{18.3 UART Control Registers}

\section*{REGISTER 18-1: UxMODE: UARTx MODE REGISTER}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ R/W-0 } \\
\hline \multicolumn{8}{c|}{ U-0 } \\
\hline UARTEN \(^{(1)}\) & - & USIDL & IREN \(^{(2)}\) & RTSMD & U-0 & R/W-0 & R/W-0 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 HC & R/W-0 & R/W-0 HC & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline WAKE & LPBACK & ABAUD & URXINV & BRGH & PDSEL<1:0> & STSEL \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(H C=\) Hardware cleared & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit \(15 \quad\)\begin{tabular}{rl} 
UARTEN: UARTx Enable bit \({ }^{(1)}\) \\
\(1=\) & UARTx is enabled; all UARTx pins are controlled by UARTx as defined by UEN \(<1: 0>\) \\
\(0=\) & UARTx is disabled; all UARTx pins are controlled by port latches; UARTx power consumption \\
& minimal
\end{tabular}
bit 14 Unimplemented: Read as ' 0 '
bit 13 USIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12 IREN: IrDA \({ }^{\circledR}\) Encoder and Decoder Enable bit \({ }^{(2)}\)
\(1=\) IrDA encoder and decoder enabled
\(0=\) IrDA encoder and decoder disabled
bit 11 RTSMD: Mode Selection for \(\overline{U x R T S}\) Pin bit
\(1=\overline{\text { UxRTS }}\) pin in Simplex mode
\(0=\overline{\text { UxRTS }}\) pin in Flow Control mode
bit \(10 \quad\) Unimplemented: Read as ' 0 '
bit 9-8 UEN<1:0>: UARTx Enable bits
\(11=\) UxTX, UxRX and BCLK pins are enabled and used; \(\overline{U x C T S}\) pin controlled by port latches \(10=\) UxTX, UxRX, UxCTS and UxRTS pins are enabled and used
\(01=\) UxTX, UxRX and \(\overline{U x R T S}\) pins are enabled and used; UxCTS pin controlled by port latches
\(00=\) UxTX and UxRX pins are enabled and used; \(\overline{U x C T S}\) and \(\overline{U x R T S} / B C L K\) pins controlled by port latches
bit \(7 \quad\) WAKE: Wake-up on Start bit Detect During Sleep Mode Enable bit
\(1=\) UARTx continues to sample the UxRX pin; interrupt generated on falling edge; bit cleared in hardware on following rising edge
\(0=\) No wake-up enabled
bit 6 LPBACK: UARTx Loopback Mode Select bit
1 = Enable Loopback mode
\(0=\) Loopback mode is disabled
bit 5
ABAUD: Auto-Baud Enable bit
1 = Enable baud rate measurement on the next character - requires reception of a Sync field (55h) before other data; cleared in hardware upon completion
\(0=\) Baud rate measurement disabled or completed

Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
2: This feature is only available for the \(16 x\) BRG mode ( \(\mathrm{BRGH}=0\) ).

\section*{REGISTER 18-1: UxMODE: UARTx MODE REGISTER (CONTINUED)}
bit 4 URXINV: Receive Polarity Inversion bit
\(1=U \times R X\) Idle state is ' 0 '
\(0=U \times R X\) Idle state is ' 1 '
bit 3 BRGH: High Baud Rate Enable bit
\(1=\) BRG generates 4 clocks per bit period ( \(4 x\) baud clock, High-Speed mode)
\(0=\) BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
bit 2-1 PDSEL<1:0>: Parity and Data Selection bits
11 = 9-bit data, no parity
\(10=8\)-bit data, odd parity
\(01=8\)-bit data, even parity
\(00=8\)-bit data, no parity
bit \(0 \quad\) STSEL: Stop Bit Selection bit
1 = Two Stop bits
\(0=\) One Stop bit

Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for receive or transmit operation.
2: This feature is only available for the \(16 x\) BRG mode ( \(\mathrm{BRGH}=0\) ).

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 HC & R/W-0 & R-0 & R-1 \\
\hline UTXISEL1 & UTXINV & UTXISEL0 & - & UTXBRK & UTXEN \({ }^{(1)}\) & UTXBF & TRMT \\
\hline bit 15
\end{tabular}
\begin{tabular}{|cc|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R-1 & R-0 & R-0 & R/C-0 & R-0 \\
\hline URXISEL<1:0> & ADDEN & RIDLE & PERR & FERR & OERR & URXDA \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HC = Hardware cleared & \(C=\) Clear only bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15,13 UTXISEL<1:0>: Transmission Interrupt Mode Selection bits
11 = Reserved; do not use
\(10=\) Interrupt when a character is transferred to the Transmit Shift Register, and as a result, the transmit buffer becomes empty
\(01=\) Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
\(00=\) Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)
bit 14 UTXINV: Transmit Polarity Inversion bit
If IREN = 0:
\(1=\) UxTX Idle state is ' 0 '
\(0=\) UxTX Idle state is ' 1 '
If IREN = 1:
\(1=\operatorname{IrDA}^{\circledR}\) encoded UxTX Idle state is ' 1 '
\(0=\operatorname{IrDA}{ }^{\circledR}\) encoded UxTX Idle state is ' 0 '
bit 12 Unimplemented: Read as ' 0 '
bit 11 UTXBRK: Transmit Break bit
1 = Send Sync Break on next transmission - Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion
\(0=\) Sync Break transmission disabled or completed
bit 10 UTXEN: Transmit Enable bit \({ }^{(1)}\)
1 = Transmit enabled, UxTX pin controlled by UARTx
\(0=\) Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by port
bit 9 UTXBF: Transmit Buffer Full Status bit (read-only)
1 = Transmit buffer is full
\(0=\) Transmit buffer is not full, at least one more character can be written
bit 8 TRMT: Transmit Shift Register Empty bit (read-only)
1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
\(0=\) Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6 URXISEL<1:0>: Receive Interrupt Mode Selection bits
11 = Interrupt is set on UxRSR transfer making the receive buffer full (i.e., has 4 data characters)
\(10=\) Interrupt is set on UxRSR transfer making the receive buffer \(3 / 4\) full (i.e., has 3 data characters)
\(0 \mathrm{x}=\) Interrupt is set when any character is received and transferred from the UxRSR to the receive buffer. Receive buffer has one or more characters

Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

\section*{REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)}
bit 5 ADDEN: Address Character Detect bit (bit 8 of received data \(=1\) )
1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect
\(0=\) Address Detect mode disabled
bit 4 RIDLE: Receiver Idle bit (read-only)
1 = Receiver is Idle
\(0=\) Receiver is active
bit 3 PERR: Parity Error Status bit (read-only)
1 = Parity error has been detected for the current character (character at the top of the receive FIFO)
\(0=\) Parity error has not been detected
bit 2 FERR: Framing Error Status bit (read-only)
\(1=\) Framing error has been detected for the current character (character at the top of the receive FIFO)
\(0=\) Framing error has not been detected
bit 1 OERR: Receive Buffer Overrun Error Status bit (read/clear only)
1 = Receive buffer has overflowed
\(0=\) Receive buffer has not overflowed. Clearing a previously set OERR bit ( \(1 \rightarrow 0\) transition) resets the receiver buffer and the UxRSR to the empty state
bit \(0 \quad\) URXDA: Receive Buffer Data Available bit (read-only)
\(1=\) Receive buffer has data, at least one more character can be read
\(0=\) Receive buffer is empty

Note 1: Refer to Section 17. "UART" (DS70232) in the "dsPIC33F/PIC24H Family Reference Manual" for information on enabling the UART module for transmit operation.

\subsection*{19.0 ENHANCED CAN (ECAN \({ }^{\text {™ }}\) ) MODULE}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Enhanced Controller Area Network (ECAN \({ }^{\text {TM }}\) )" (DS70185) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

\subsection*{19.1 Overview}

The Enhanced Controller Area Network (ECAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/protocol was designed to allow communications within noisy environments. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain up to two ECAN modules.

The ECAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH CAN specification. The module supports CAN 1.2, CAN 2.0A, CAN 2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader can refer to the BOSCH CAN specification for further details.

The module features are as follows:
- Implementation of the CAN protocol, CAN 1.2, CAN 2.0A and CAN 2.0B
- Standard and extended data frames
- Data length of 0-8 bytes
- Programmable bit rate up to \(1 \mathrm{Mbit} / \mathrm{sec}\)
- Automatic response to remote transmission requests
- Up to eight transmit buffers with application specified prioritization and abort capability (each buffer can contain up to 8 bytes of data)
- Up to 32 receive buffers (each buffer can contain up to 8 bytes of data)
- Up to 16 full (standard/extended identifier) acceptance filters
- Three full acceptance filter masks
- DeviceNet \({ }^{\text {TM }}\) addressing support
- Programmable wake-up functionality with integrated low-pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- Programmable clock source
- Programmable link to input capture module (IC2 for CAN1) for time-stamping and network synchronization
- Low-power Sleep and Idle mode

The CAN bus module consists of a protocol engine and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

\subsection*{19.2 Frame Types}

The ECAN module transmits various types of frames which include data messages, or remote transmission requests initiated by the user, as other frames that are automatically generated for control purposes. The following frame types are supported:
- Standard Data Frame:

A standard data frame is generated by a node when the node wishes to transmit data. It includes an 11-bit Standard Identifier (SID), but not an 18bit Extended Identifier (EID).
- Extended Data Frame:

An extended data frame is similar to a standard data frame, but includes an extended identifier as well.
- Remote Frame:

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a remote frame with an identifier that matches the identifier of the required data frame. The appropriate data source node sends a data frame as a response to this remote request.
- Error Frame:

An error frame is generated by any node that detects a bus error. An error frame consists of two fields: an error flag field and an error delimiter field.
- Overload Frame:

An overload frame can be generated by a node as a result of two conditions. First, the node detects a dominant bit during interframe space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node can generate a maximum of 2 sequential overload frames to delay the start of the next message.
- Interframe Space:

Interframe space separates a proceeding frame (of whatever type) from a following data or remote frame.

FIGURE 19-1: ECAN \({ }^{\text {TM }}\) MODULE BLOCK DIAGRAM


\subsection*{19.3 Modes of Operation}

The ECAN module can operate in one of several operation modes selected by the user. These modes include:
- Initialization mode
- Disable mode
- Normal Operation mode
- Listen Only mode
- Listen All Messages mode
- Loopback mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL1<10:8>). Entry into a mode is Acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL1<7:5>). The module does not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus Idle time, which is defined as at least 11 consecutive recessive bits.

\subsection*{19.3.1 INITIALIZATION MODE}

In the Initialization mode, the module does not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The user application has access to Configuration registers that are access restricted in other modes. The module protects the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module cannot be modified while the module is on-line. The ECAN module is not allowed to enter the Configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers:
- All Module Control registers
- Baud Rate and Interrupt Configuration registers
- Bus Timing registers
- Identifier Acceptance Filter registers
- Identifier Acceptance Mask registers

\subsection*{19.3.2 DISABLE MODE}

In Disable mode, the ECAN module does not transmit or receive. The module can set the WAKIF bit due to bus activity, however, any pending interrupts remains and the error counters retains their value.
If the REQOP<2:0> bits (CiCTRL1<10:8>) = 001, the module enters the Module Disable mode. If the module is active, the module waits for 11 recessive bits on the CAN bus, detect that condition as an Idle bus, then accept the module disable command. When the OPMODE<2:0> bits \((\) CiCTRL1<7:5>) \(=001\), that indicates whether the module successfully went into Module Disable mode. The I/O pins reverts to normal I/O function when the module is in the Module Disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note: Typically, if the ECAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the ECAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

\subsection*{19.3.3 NORMAL OPERATION MODE}

Normal Operation mode is selected when REQOP<2:0> \(=000\). In this mode, the module is activated and the I/O pins assumes the CAN bus functions. The module transmits and receive CAN bus messages via the CiTX and CiRX pins.

\subsection*{19.3.4 LISTEN ONLY MODE}

If the Listen Only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the port I/O function. The receive pins remain inputs. For the receiver, no error flags or Acknowledge signals are sent. The error counters are deactivated in this state. The Listen Only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

\subsection*{19.3.5 LISTEN ALL MESSAGES MODE}

The module can be set to ignore all errors and receive any message. The Listen All Messages mode is activated by setting REQOP<2:0> = 111. In this mode, the data which is in the message assembly buffer, until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

\subsection*{19.3.6 LOOPBACK MODE}

If the Loopback mode is activated, the module connects the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their port I/O function.

\subsection*{19.4 ECAN Resources}

Many useful resources related to ECAN are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en532315

\subsection*{19.4.1 KEY RESOURCES}
- Section 21. "Enhanced Controller Area Network (ECAN \({ }^{\text {TM }}\) )" (DS70185)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{19.5 ECAN Control Registers}

\section*{REGISTER 19-1: CiCTRL1: ECAN \({ }^{\text {TM }}\) CONTROL REGISTER 1}
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & U-0 & R/W-0 & R/W-0 & r-0 & R/W-1 & R/W-0 & R/W-0 \\
\hline- & - & CSIDL & ABAT & - & & REQOP<2:0> & \\
\hline bit 15
\end{tabular}
\begin{tabular}{|lll|c|c|c|c|c|}
\hline R-1 & R-0 & R-0 & U-0 & R/W-0 & U-0 & U-0 & R/W-0 \\
\hline & OPMODE<2:0> & - & CANCAP & - & - & WIN \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writable bit, but only ' 0 ' can be written to clear the bit \(r=\) Bit is Reserved \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13 CSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12 ABAT: Abort All Pending Transmissions bit
1 = Signal all transmit buffers to abort transmission
\(0=\) Module will clear this bit when all transmissions are aborted
bit 11 Reserved: Do not use
bit 10-8 REQOP<2:0>: Request Operation Mode bits
\(000=\) Set Normal Operation mode
001 = Set Disable mode
\(010=\) Set Loopback mode
011 = Set Listen Only Mode
\(100=\) Set Configuration mode
101 = Reserved
\(110=\) Reserved
111 = Set Listen All Messages mode
bit 7-5 OPMODE<2:0>: Operation Mode bits
\(000=\) Module is in Normal Operation mode
\(001=\) Module is in Disable mode
\(010=\) Module is in Loopback mode
\(011=\) Module is in Listen Only mode
\(100=\) Module is in Configuration mode
101 = Reserved
\(110=\) Reserved
111 = Module is in Listen All Messages mode
bit 4 Unimplemented: Read as ' 0 '
bit \(3 \quad\) CANCAP: CAN Message Receive Timer Capture Event Enable bit
1 = Enable input capture based on CAN message receive
0 = Disable CAN capture
bit 2-1 Unimplemented: Read as ' 0 '
bit \(0 \quad\) WIN: SFR Map Window Select bit
1 = Use filter window
0 = Use buffer window

\section*{REGISTER 19-2: CiCTRL2: ECAN \({ }^{\text {TM }}\) CONTROL REGISTER 2}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-O & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline- & - & - & & DNCNT<4:0> & & \\
\hline bit 7 & \multicolumn{7}{|c|}{} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{C}=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
```

bit 15-5 Unimplemented: Read as '0'
bit 4-0 DNCNT<4:0>: DeviceNet }\mp@subsup{}{}{TM}\mathrm{ Filter Bit Number bits
10010-11111 = Invalid selection
10001 = Compare up to data byte 3, bit 6 with EID<17>
\bullet
-
-
00001 = Compare up to data byte 1, bit 7 with EID<0>
00000= Do not compare data bytes

```

REGISTER 19-3: CiVEC: ECAN \({ }^{\text {TM }}\) INTERRUPT CODE REGISTER
\begin{tabular}{|c|c|c|ccccc|}
\hline \multicolumn{8}{|c|}{ U-0 } \\
\hline- & - & - & U-0 & & R-0 & R-0 & R-0
\end{tabular} R-0 \begin{tabular}{l} 
\\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R-1 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline - & \multicolumn{7}{|c|}{ICODE<6:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15-13 & Unimplemented: Read as ' 0 ' \\
\hline \multirow[t]{7}{*}{bit 12-8} & FILHIT<4:0>: Filter Hit Number bits \\
\hline & \[
\begin{aligned}
& 10000-11111=\text { Reserved } \\
& 01111 \text { = Filter } 15
\end{aligned}
\] \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(00001=\) Filter 1 \\
\hline & \(00000=\) Filter 0 \\
\hline bit 7 & Unimplemented: Read as '0' \\
\hline \multirow[t]{25}{*}{bit 6-0} & ICODE<6:0>: Interrupt Flag Code bits \\
\hline & 1000101-1111111 = Reserved \\
\hline & \(1000100=\) FIFO almost full interrupt \\
\hline & \(1000011=\) Receiver overflow interrupt \\
\hline & \(1000010=\) Wake-up interrupt \\
\hline & 1000001 = Error interrupt \\
\hline & \(1000000=\) No interrupt \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & 0010000-0111111 = Reserved \\
\hline & \(0001111=\) RB15 buffer Interrupt \\
\hline & - \\
\hline & - \\
\hline & . \\
\hline & \(0001001=\) RB9 buffer interrupt \\
\hline & \(0001000=\) RB8 buffer interrupt \\
\hline & \(0000111=\) TRB7 buffer interrupt \\
\hline & \(0000110=\) TRB6 buffer interrupt \\
\hline & \(0000101=\) TRB5 buffer interrupt \\
\hline & \(0000100=\) TRB4 buffer interrupt \\
\hline & \(0000011=\) TRB3 buffer interrupt \\
\hline & \(0000010=\) TRB2 buffer interrupt \\
\hline & \(0000001=\) TRB1 buffer interrupt \\
\hline & \(0000000=\) TRB0 Buffer interrupt \\
\hline
\end{tabular}

\section*{REGISTER 19-4: CiFCTRL: ECAN \({ }^{\text {TM }}\) FIFO CONTROL REGISTER}
\begin{tabular}{|ccc|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline & DMABS<2:0> & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & & & FSA<4:0> & & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 DMABS<2:0>: DMA Buffer Size bits
111 = Reserved
\(110=32\) buffers in DMA RAM
\(101=24\) buffers in DMA RAM
\(100=16\) buffers in DMA RAM
\(011=12\) buffers in DMA RAM
\(010=8\) buffers in DMA RAM
\(001=6\) buffers in DMA RAM
\(000=4\) buffers in DMA RAM
bit 12-5 Unimplemented: Read as ' 0 '
bit 4-0 FSA<4:0>: FIFO Area Starts with Buffer bits
11111 = Read buffer RB31
11110 = Read buffer RB30
-
-
-
00001 = TX/RX buffer TRB1
\(00000=\) TX/RX buffer TRB0

REGISTER 19-5: CiFIFO: ECAN \({ }^{\text {TM }}\) FIFO STATUS REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline - & - & \multicolumn{6}{|c|}{FBP<5:0>} \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline
\end{tabular}
\begin{tabular}{|l|c|ccccc|}
\hline U-0 & U-0 & R-0 & R-0 & R-0 & R-0 & R-0
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13-8 FBP<5:0>: FIFO Buffer Pointer bits
011111 = RB31 buffer
\(011110=\) RB30 buffer
-
-
-
000001 = TRB1 buffer \(000000=\) TRB0 buffer
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-0 FNRB<5:0>: FIFO Next Read Buffer Pointer bits
011111 = RB31 buffer
011110 = RB30 buffer
-
-
-
000001 = TRB1 buffer \(000000=\) TRB0 buffer

\section*{REGISTER 19-6: CiINTF: ECAN \({ }^{\text {TM }}\) INTERRUPT FLAG REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline- & - & TXBO & TXBP & RXBP & TXWAR & RXWAR & EWARN \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & U-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline IVRIF & WAKIF & ERRIF & - & FIFOIF & RBOVIF & RBIF & TBIF \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{C}=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
-n = Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\mathrm{Bit}\) is unknown \\
\hline
\end{tabular}
bit 15-14 Unimplemented: Read as ' 0 '
bit 13 TXBO: Transmitter in Error State Bus Off bit
\(1=\) Transmitter is in Bus Off state
\(0=\) Transmitter is not in Bus Off state
bit 12 TXBP: Transmitter in Error State Bus Passive bit
1 = Transmitter is in Bus Passive state
\(0=\) Transmitter is not in Bus Passive state
bit 11 RXBP: Receiver in Error State Bus Passive bit
1 = Receiver is in Bus Passive state
\(0=\) Receiver is not in Bus Passive state
bit 10 TXWAR: Transmitter in Error State Warning bit
1 = Transmitter is in Error Warning state
\(0=\) Transmitter is not in Error Warning state
bit 9 RXWAR: Receiver in Error State Warning bit
1 = Receiver is in Error Warning state
\(0=\) Receiver is not in Error Warning state
bit 8 EWARN: Transmitter or Receiver in Error State Warning bit
1 = Transmitter or Receiver is in Error State Warning state
\(0=\) Transmitter or Receiver is not in Error State Warning state
bit \(7 \quad\) IVRIF: Invalid Message Received Interrupt Flag bit
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred
bit \(6 \quad\) WAKIF: Bus Wake-up Activity Interrupt Flag bit
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred
bit 5 ERRIF: Error Interrupt Flag bit (multiple sources in CilNTF<13:8> register)
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred
bit \(4 \quad\) Unimplemented: Read as ' 0 '
bit \(3 \quad\) FIFOIF: FIFO Almost Full Interrupt Flag bit
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred
bit 2 RBOVIF: RX Buffer Overflow Interrupt Flag bit
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred
bit \(1 \quad\) RBIF: RX Buffer Interrupt Flag bit
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred
bit 0
TBIF: TX Buffer Interrupt Flag bit
1 = Interrupt Request has occurred
\(0=\) Interrupt Request has not occurred

REGISTER 19-7: CiINTE: ECAN \({ }^{\text {TM }}\) INTERRUPT ENABLE REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline IVRIE & WAKIE & ERRIE & - & FIFOIE & RBOVIE & RBIE & TBIE \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) IVRIE: Invalid Message Received Interrupt Enable bit 1 = Interrupt Request Enabled
\(0=\) Interrupt Request not enabled
bit \(6 \quad\) WAKIE: Bus Wake-up Activity Interrupt Flag bit 1 = Interrupt Request Enabled \(0=\) Interrupt Request not enabled
bit 5 ERRIE: Error Interrupt Enable bit
1 = Interrupt Request Enabled
\(0=\) Interrupt Request not enabled
bit 4
Unimplemented: Read as ' 0 '
bit \(3 \quad\) FIFOIE: FIFO Almost Full Interrupt Enable bit 1 = Interrupt Request Enabled \(0=\) Interrupt Request not enabled
bit 2 RBOVIE: RX Buffer Overflow Interrupt Enable bit 1 = Interrupt Request Enabled \(0=\) Interrupt Request not enabled
bit \(1 \quad\) RBIE: RX Buffer Interrupt Enable bit 1 = Interrupt Request Enabled \(0=\) Interrupt Request not enabled
bit \(0 \quad\) TBIE: TX Buffer Interrupt Enable bit 1 = Interrupt Request Enabled
\(0=\) Interrupt Request not enabled

REGISTER 19-8: CiEC: ECAN \({ }^{\text {TM }}\) TRANSMIT/RECEIVE ERROR COUNT REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline \multicolumn{8}{|c|}{TERRCNT<7:0>} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline \multicolumn{8}{|c|}{RERRCNT<7:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\[
\begin{array}{ll}
\text { bit 15-8 } & \text { TERRCNT<7:0>: Transmit Error Count bits } \\
\text { bit 7-0 } & \text { RERRCNT<7:0>: Receive Error Count bits }
\end{array}
\]

REGISTER 19-9: CiCFG1: ECAN \({ }^{\text {TM }}\) BAUD RATE CONFIGURATION REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{2}{|c|}{SJW<1:0>} & \multicolumn{6}{|c|}{BRP<5:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 15-8 Unimplemented: Read as ' 0 '
bit 7-6 SJW<1:0>: Synchronization Jump Width bits
\(11=\) Length is \(4 \times\) TQ
\(10=\) Length is \(3 \times\) TQ
\(01=\) Length is \(2 \times\) TQ
\(00=\) Length is \(1 \times\) TQ
bit 5-0 \(\quad B R P<5: 0>\) : Baud Rate Prescaler bits
\(111111=\mathrm{TQ}=2 \times 64 \times 1 /\) FcAN
-
-
-
\(000010=T Q=2 \times 3 \times 1 /\) FCAN
\(000001=\mathrm{TQ}=2 \times 2 \times 1 /\) FCAN
\(000000=T Q=2 \times 1 \times 1 /\) FCAN

REGISTER 19-10: CiCFG2: ECAN \({ }^{\text {TM }}\) BAUD RATE CONFIGURATION REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & R/W-x & U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x \\
\hline - & WAKFIL & - & - & - & & SEG2PH<2:0 & \\
\hline \multicolumn{2}{|l|}{bit 15} & & & & & & bit 8 \\
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline SEG2PHTS & SAM & \multicolumn{3}{|c|}{SEG1PH<2:0>} & \multicolumn{3}{|c|}{PRSEG<2:0>} \\
\hline \multicolumn{2}{|l|}{bit 7} & & & & & & bit 0 \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \multicolumn{2}{|l|}{\(\mathrm{R}=\) Readable bit} & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline \multicolumn{2}{|l|}{-n = Value at POR} & \multicolumn{2}{|l|}{' 1 ' = Bit is set} & \multicolumn{2}{|l|}{' 0 ' = Bit is cleared} & \multicolumn{2}{|l|}{\(x=\) Bit is unknown} \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 14} & WAKFIL: Select CAN bus Line Filter for Wake-up bit \\
\hline & \begin{tabular}{l}
1 = Use CAN bus line filter for wake-up \\
\(0=\) CAN bus line filter is not used for wake-up
\end{tabular} \\
\hline bit 13-11 & Unimplemented: Read as '0' \\
\hline \multirow[t]{6}{*}{bit 10-8} & SEG2PH<2:0>: Phase Segment 2 bits \\
\hline & \(111=\) Length is \(8 \times \mathrm{TQ}\) \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(000=\) Length is \(1 \times\) TQ \\
\hline \multirow[t]{3}{*}{bit 7} & SEG2PHTS: Phase Segment 2 Time Select bit \\
\hline & 1 = Freely programmable \\
\hline & 0 = Maximum of SEG1PH bits or Information Processing Time (IPT), whichever is greater \\
\hline \multirow[t]{2}{*}{bit 6} & SAM: Sample of the CAN bus Line bit \\
\hline & \begin{tabular}{l}
1 = Bus line is sampled three times at the sample point \\
\(0=\) Bus line is sampled once at the sample point
\end{tabular} \\
\hline \multirow[t]{6}{*}{bit 5-3} & SEG1PH<2:0> Phase Segment 1 bits \\
\hline & 111 = Length is \(8 \times\) TQ \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(000=\) Length is \(1 \times\) TQ \\
\hline \multirow[t]{6}{*}{bit 2-0} & PRSEG<2:0>: Propagation Time Segment bits \\
\hline & 111 = Length is \(8 \times\) TQ \\
\hline & - \\
\hline & - \\
\hline & - \\
\hline & \(000=\) Length is \(1 \times\) TQ \\
\hline
\end{tabular}

\section*{REGISTER 19-11: CiFEN1: ECAN \({ }^{\text {TM }}\) ACCEPTANCE FILTER ENABLE REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline FLTEN15 & FLTEN14 & FLTEN13 & FLTEN12 & FLTEN11 & FLTEN10 & FLTEN9 & FLTEN8 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 & R/W-1 \\
\hline FLTEN7 & FLTEN6 & FLTEN5 & FLTEN4 & FLTEN3 & FLTEN2 & FLTEN1 & FLTEN0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
bit 15-0 FLTENn: Enable Filter n to Accept Messages bits
1 = Enable Filter n
0 = Disable Filter n

REGISTER 19-12: CiBUFPNT1: ECAN \({ }^{\text {TM }}\) FILTER 0-3 BUFFER POINTER REGISTER
\begin{tabular}{|lccccccc|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & F3BP<3:0> & & & F2BP<3:0> & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{4}{|c|}{F1BP<3:0>} & \multicolumn{4}{|c|}{FOBP<3:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \\
\hline
\end{tabular}
```

bit 15-12 F3BP<3:0>: RX Buffer mask for Filter 3
1111 = Filter hits received in RX FIFO buffer
1110 = Filter hits received in RX Buffer 14
•
-
•
0001 = Filter hits received in RX Buffer 1
0000 = Filter hits received in RX Buffer 0
bit 11-8 F2BP<3:0>: RX Buffer mask for Filter 2 (same values as bit 15-12)
bit 7-4 F1BP<3:0>: RX Buffer mask for Filter }1\mathrm{ (same values as bit 15-12)
bit 3-0 FOBP<3:0>: RX Buffer mask for Filter 0 (same values as bit 15-12)

```

\section*{REGISTER 19-13: CiBUFPNT2: ECAN \({ }^{\text {TM }}\) FILTER 4-7 BUFFER POINTER REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{4}{|c|}{F7BP<3:0>} & \multicolumn{4}{|c|}{F6BP<3:0>} \\
\hline \multicolumn{7}{|l|}{bit 15} & bit 8 \\
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{4}{|c|}{F5BP<3:0>} & \multicolumn{4}{|c|}{F4BP<3:0>} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline Legend: & \multicolumn{3}{|l|}{C = Writeable bit, but only '0' can be written to clear the bit} \\
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemente & as '0' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \\
\hline
\end{tabular}
bit 15-12 F7BP<3:0>: RX Buffer mask for Filter 7
1111 = Filter hits received in RX FIFO buffer
\(1110=\) Filter hits received in RX Buffer 14
-
-
-
0001 = Filter hits received in RX Buffer 1
\(0000=\) Filter hits received in RX Buffer 0
bit 11-8 F6BP<3:0>: RX Buffer mask for Filter 6 (same values as bit 15-12)
bit 7-4 F5BP<3:0>: RX Buffer mask for Filter 5 (same values as bit 15-12)
bit 3-0 F4BP<3:0>: RX Buffer mask for Filter 4 (same values as bit 15-12)

REGISTER 19-14: CiBUFPNT3: ECAN \({ }^{\text {TM }}\) FILTER 8-11 BUFFER POINTER REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{4}{|c|}{F11BP<3:0>} & \multicolumn{4}{|c|}{F10BP<3:0>} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|lccccccc|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & F9BP<3:0> & & \(F 8 B P<3: 0>\) & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-12 F11BP<3:0>: RX Buffer mask for Filter 11
1111 = Filter hits received in RX FIFO buffer
\(1110=\) Filter hits received in RX Buffer 14
-
-
-
0001 = Filter hits received in RX Buffer 1
\(0000=\) Filter hits received in RX Buffer 0
bit 11-8 F10BP<3:0>: RX Buffer mask for Filter 10 (same values as bit 15-12)
bit 7-4 F9BP<3:0>: RX Buffer mask for Filter 9 (same values as bit 15-12)
bit 3-0 \(\quad\) F8BP<3:0>: RX Buffer mask for Filter 8 (same values as bit 15-12)

REGISTER 19-15: CiBUFPNT4: ECAN \({ }^{\text {TM }}\) FILTER 12-15 BUFFER POINTER REGISTER
\begin{tabular}{|lccccccc|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & \(F 15 B P<3: 0>\) & & \(F 14 B P<3: 0>\) & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|lccccccc|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & \(\mathrm{~F} 13 \mathrm{BP}<3: 0>\) & & \(\mathrm{F} 12 \mathrm{BP}<3: 0>\) & \\
\hline bit 7 & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-12 F15BP<3:0>: RX Buffer mask for Filter 15
1111 = Filter hits received in RX FIFO buffer
\(1110=\) Filter hits received in RX Buffer 14
-
-
-
0001 = Filter hits received in RX Buffer 1
\(0000=\) Filter hits received in RX Buffer 0
bit 11-8 \(\quad\) F14BP<3:0>: RX Buffer mask for Filter 14 (same values as bit 15-12)
bit 7-4 \(\quad\) F13BP<3:0>: RX Buffer mask for Filter 13 (same values as bit 15-12)
bit 3-0 \(\quad\) F12BP<3:0>: RX Buffer mask for Filter 12 (same values as bit 15-12)

REGISTER 19-16: CiRXFnSID: ECAN \({ }^{\text {™ }}\) ACCEPTANCE FILTER STANDARD IDENTIFIER REGISTER \(\mathrm{n}(\mathrm{n}=0-15)\)
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline SID10 & SID9 & SID8 & SID7 & SID6 & SID5 & SID4 & SID3 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & U-0 & R/W-x & U-0 & R/W-x & R/W-x \\
\hline SID2 & SID1 & SID0 & - & EXIDE & - & EID17 & EID16 \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-5 \(\quad\)\begin{tabular}{l} 
SID<10:0>: Standard Identifier bits \\
\\
\(1=\) Message address bit SIDx must be ' 1 ' to match filter
\end{tabular}
bit 4 Unimplemented: Read as ' 0 '
bit 3 EXIDE: Extended Identifier Enable bit
If \(\mathrm{MIDE}=1\), then:
1 = Match only messages with extended identifier addresses
\(0=\) Match only messages with standard identifier addresses
If MIDE \(=0\), then:
Ignore the EXIDE bit.
bit 2 Unimplemented: Read as ' 0 '
bit 1-0 EID<17:16>: Extended Identifier bits
1 = Message address bit EIDx must be ' 1 ' to match filter
\(0=\) Message address bit EIDx must be ' 0 ' to match filter

\section*{REGISTER 19-17: CiRXFnEID: ECAN \({ }^{\text {TM }}\) ACCEPTANCE FILTER EXTENDED IDENTIFIER REGISTER n ( \(\mathrm{n}=0-15\) )}
\begin{tabular}{|l|l|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline EID15 & EID14 & EID13 & EID12 & EID11 & EID10 & EID9 & EID8 \\
\hline bit 15 & \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{ R/W-x } \\
\hline EID7 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline bit 7 & EID6 & EID5 & EID4 & EID3 & EID2 & EID1 & EID0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15-0 EID<15:0>: Extended Identifier bits
1 = Message address bit EIDx must be ' 1 ' to match filter
\(0=\) Message address bit EIDx must be ' 0 ' to match filter

REGISTER 19-18: CiFMSKSEL1: ECAN \({ }^{\text {TM }}\) FILTER 7-0 MASK SELECTION REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{2}{|c|}{F7MSK<1:0>} & \multicolumn{2}{|r|}{F6MSK<1:0>} & \multicolumn{2}{|r|}{F5MSK<1:0>} & \multicolumn{2}{|c|}{F4MSK<1:0>} \\
\hline \multicolumn{6}{|l|}{bit 15} & \multicolumn{2}{|r|}{bit 8} \\
\hline
\end{tabular}
\begin{tabular}{|cc|c|c|c|c|}
\hline R/W-0 R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline F3MSK<1:0> & F2MSK<1:0> & F1MSK<1:0> & FOMSK<1:0> \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 15-14 F7MSK<1:0>: Mask Source for Filter 7 bit
11 = No mask
10 = Acceptance Mask 2 registers contain mask
01 = Acceptance Mask 1 registers contain mask
\(00=\) Acceptance Mask 0 registers contain mask
bit 13-12 F6MSK<1:0>: Mask Source for Filter 6 bit (same values as bit 15-14)
bit 11-10 F5MSK<1:0>: Mask Source for Filter 5 bit (same values as bit 15-14)
bit 9-8 F4MSK<1:0>: Mask Source for Filter 4 bit (same values as bit 15-14)
bit 7-6 F3MSK<1:0>: Mask Source for Filter 3 bit (same values as bit 15-14)
bit 5-4 F2MSK<1:0>: Mask Source for Filter 2 bit (same values as bit 15-14)
bit 3-2 \(\quad\) F1MSK<1:0>: Mask Source for Filter 1 bit (same values as bit 15-14)
bit 1-0 \(\quad\) FOMSK<1:0>: Mask Source for Filter 0 bit (same values as bit 15-14)

\section*{REGISTER 19-19: CiFMSKSEL2: ECAN \({ }^{\text {TM }}\) FILTER 15-8 MASK SELECTION REGISTER}
\begin{tabular}{|c|c|c|c|c|c|}
\hline R/W-0 R/W-0 & R/W-0 R/W-0 & R/W-0 \(\quad\) R/W-0 & R/W-0 & R/W-0 \\
\hline F15MSK<1:0> & F14MSK<1:0> & F13MSK<1:0> & F12MSK<1:0> \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{2}{|r|}{F11MSK<1:0>} & \multicolumn{2}{|l|}{F10MSK<1:0>} & \multicolumn{2}{|r|}{F9MSK<1:0>} & \multicolumn{2}{|c|}{F8MSK<1:0>} \\
\hline \multicolumn{6}{|l|}{bit 7} & \multicolumn{2}{|r|}{bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-14 F15MSK<1:0>: Mask Source for Filter 15 bit
11 = No mask
10 = Acceptance Mask 2 registers contain mask
01 = Acceptance Mask 1 registers contain mask
00 = Acceptance Mask 0 registers contain mask
bit 13-12 F14MSK<1:0>: Mask Source for Filter 14 bit (same values as bit 15-14)
bit 11-10 F13MSK<1:0>: Mask Source for Filter 13 bit (same values as bit 15-14)
bit 9-8 F12MSK<1:0>: Mask Source for Filter 12 bit (same values as bit 15-14)
bit 7-6 F11MSK<1:0>: Mask Source for Filter 11 bit (same values as bit 15-14)
bit 5-4 F10MSK<1:0>: Mask Source for Filter 10 bit (same values as bit 15-14)
bit 3-2 F9MSK<1:0>: Mask Source for Filter 9 bit (same values as bit 15-14)
bit 1-0 \(\quad\) F8MSK<1:0>: Mask Source for Filter 8 bit (same values as bit 15-14)

\section*{REGISTER 19-20: CiRXMnSID: ECAN \({ }^{\text {TM }}\) ACCEPTANCE FILTER MASK STANDARD IDENTIFIER REGISTER \(\mathrm{n}(\mathrm{n}=0-2)\)}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline SID10 & SID9 & SID8 & SID7 & SID6 & SID5 & SID4 & SID3 \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & U-0 & R/W-x & U-0 & R/W-x & R/W-x \\
\hline SID2 & SID1 & SID0 & - & MIDE & - & EID17 & EID16 \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(\mathrm{C}=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-5 SID<10:0>: Standard Identifier bits
1 = Include bit SIDx in filter comparison
\(0=\) Bit SIDx is don't care in filter comparison
bit \(4 \quad\) Unimplemented: Read as ' 0 '
bit 3 MIDE: Identifier Receive Mode bit
1 = Match only message types (standard or extended address) that correspond to EXIDE bit in filter
\(0=\) Match either standard or extended address message if filters match
(i.e., if \((\) Filter SID \()=(\) Message SID \()\) or if (Filter SID/EID) \(=(\) Message SID/EID \())\)
bit 2 Unimplemented: Read as ' 0 '
bit 1-0 EID<17:16>: Extended Identifier bits
1 = Include bit EIDx in filter comparison
\(0=\) Bit EIDx is don't care in filter comparison

REGISTER 19-21: CiRXMnEID: ECAN \({ }^{\text {TM }}\) ACCEPTANCE FILTER MASK EXTENDED IDENTIFIER REGISTER \(\mathrm{n}(\mathrm{n}=0-2)\)
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline EID15 & EID14 & EID13 & EID12 & EID11 & EID10 & EID9 & EID8 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline EID7 & EID6 & EID5 & EID4 & EID3 & EID2 & EID1 & EID0 \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \\
\hline
\end{tabular}
bit 15-0 EID<15:0>: Extended Identifier bits
1 = Include bit EIDx in filter comparison
\(0=\) Bit EIDx is don't care in filter comparison

REGISTER 19-22: CiRXFUL1: ECAN \({ }^{\text {TM }}\) RECEIVE BUFFER FULL REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXFUL15 & RXFUL14 & RXFUL13 & RXFUL12 & RXFUL11 & RXFUL10 & RXFUL9 & RXFUL8 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXFUL7 & RXFUL6 & RXFUL5 & RXFUL4 & RXFUL3 & RXFUL2 & RXFUL1 & RXFUL0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-0 RXFUL<15:0>: Receive Buffer \(n\) Full bits
1 = Buffer is full (set by module)
\(0=\) Buffer is empty

REGISTER 19-23: CiRXFUL2: ECAN \({ }^{\text {TM }}\) RECEIVE BUFFER FULL REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXFUL31 & RXFUL30 & RXFUL29 & RXFUL28 & RXFUL27 & RXFUL26 & RXFUL25 & RXFUL24 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c}{ R/C-0 } & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXFUL23 & RXFUL22 & RXFUL21 & RXFUL20 & RXFUL19 & RXFUL18 & RXFUL17 & RXFUL16 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-0 RXFUL<31:16>: Receive Buffer \(n\) Full bits
1 = Buffer is full (set by module)
\(0=\) Buffer is empty

REGISTER 19-24: CiRXOVF1: ECAN \({ }^{\text {TM }}\) RECEIVE BUFFER OVERFLOW REGISTER 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXOVF15 & RXOVF14 & RXOVF13 & RXOVF12 & RXOVF11 & RXOVF10 & RXOVF9 & RXOVF8 \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXOVF7 & RXOVF6 & RXOVF5 & RXOVF4 & RXOVF3 & RXOVF2 & RXOVF1 & RXOVF0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-0 RXOVF<15:0>: Receive Buffer \(n\) Overflow bits
1 = Module attempted to write to a full buffer (set by module)
\(0=\) No overflow condition

REGISTER 19-25: CiRXOVF2: ECAN \({ }^{\text {TM }}\) RECEIVE BUFFER OVERFLOW REGISTER 2
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXOVF31 & RXOVF30 & RXOVF29 & RXOVF28 & RXOVF27 & RXOVF26 & RXOVF25 & RXOVF24 \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 & R/C-0 \\
\hline RXOVF23 & RXOVF22 & RXOVF21 & RXOVF20 & RXOVF19 & RXOVF18 & RXOVF17 & RXOVF16 \\
\hline bit 7
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & ' 1 ' \(=\) Bit is set & 0 ' \(=\) Bit is cleared \(\quad X=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-0 RXOVF<31:16>: Receive Buffer \(n\) Overflow bits
1 = Module attempted to write to a full buffer (set by module)
\(0=\) No overflow condition

REGISTER 19-26: CiTRmnCON: ECAN \({ }^{\text {TM }}\) TX/RX BUFFER m CONTROL REGISTER ( \(\mathrm{m}=\mathbf{0 , 2 , 4 , 6 ; n = 1 , 3 , 5 , 7 \text { ) } ) ~}\)
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R/W-0 R-0 & R-0 & R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline TXENn & TXABTn & TXLARBn & TXERRn & TXREQn & RTRENn & TXnPRI<1:0> \\
\hline bit 15 & & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R-0 & R-0 & R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline TXENm & TXABTm \({ }^{(1)}\) & TXLARBm \({ }^{(1)}\) & TXERRm \({ }^{(1)}\) & TXREQm & RTRENm & TXm & :0> \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \(C=\) Writeable bit, but only ' 0 ' can be written to clear the bit \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-8 See Definition for Bits 7-0, Controls Buffer \(n\)
bit 7 TXENm: TX/RX Buffer Selection bit
1 = Buffer TRBn is a transmit buffer
\(0=\) Buffer TRBn is a receive buffer
bit \(6 \quad\) TXABTm: Message Aborted bit \({ }^{(1)}\)
1 = Message was aborted
\(0=\) Message completed transmission successfully
bit 5 TXLARBm: Message Lost Arbitration bit \({ }^{(1)}\)
1 = Message lost arbitration while being sent
\(0=\) Message did not lose arbitration while being sent
bit 4 TXERRm: Error Detected During Transmission bit \({ }^{(1)}\)
1 = A bus error occurred while the message was being sent
\(0=A\) bus error did not occur while the message was being sent
bit 3 TXREQm: Message Send Request bit
1 = Requests that a message be sent. The bit automatically clears when the message is successfully sent
\(0=\) Clearing the bit to ' 0 ' while set requests a message abort
bit 2 RTRENm: Auto-Remote Transmit Enable bit
\(1=\) When a remote transmit is received, TXREQ will be set
\(0=\) When a remote transmit is received, TXREQ will be unaffected
bit 1-0 TXmPRI<1:0>: Message Transmission Priority bits
11 = Highest message priority
\(10=\) High intermediate message priority
01 = Low intermediate message priority
\(00=\) Lowest message priority
Note 1: This bit is cleared when the TXREQ bit is set.

Note: The buffers, SID, EID, DLC, Data Field and Receive Status registers are located in DMA RAM.

\subsection*{19.6 ECAN Message Buffers}

ECAN Message Buffers are part of DMA RAM Memory. They are not ECAN special function registers. The user application must directly write into the DMA RAM area that is configured for ECAN Message Buffers. The location and size of the buffer area is defined by the user application.

BUFFER 19-1: ECAN \({ }^{\text {TM }}\) MESSAGE BUFFER WORD 0
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & - & SID10 & SID9 & SID8 & SID7 & SID6 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline SID5 & SID4 & SID3 & SID2 & SID1 & SID0 & SRR & IDE \\
\hline bit 7
\end{tabular}

Legend:
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemente & as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-2 SID<10:0>: Standard Identifier bits
bit 1 SRR: Substitute Remote Request bit
1 = Message will request remote transmission
\(0=\) Normal message
bit \(0 \quad\) IDE: Extended Identifier bit
1 = Message will transmit extended identifier
\(0=\) Message will transmit standard identifier

BUFFER 19-2: \(\quad\) ECAN \(^{\text {TM }}\) MESSAGE BUFFER WORD 1
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline - & - & - & - & EID17 & EID16 & EID15 & EID14 \\
\hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline EID13 & EID12 & EID11 & EID10 & EID9 & EID8 & EID7 & EID6 \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
bit 15-12 Unimplemented: Read as ' 0 '
bit 11-0 EID<17:6>: Extended Identifier bits

\section*{BUFFER 19-3: ECAN \({ }^{\text {TM }}\) MESSAGE BUFFER WORD 2}

bit 15-10 EID<5:0>: Extended Identifier bits
bit 9 RTR: Remote Transmission Request bit
1 = Message will request remote transmission
\(0=\) Normal message
bit \(8 \quad\) RB1: Reserved Bit 1
User must set this bit to '0' per CAN protocol.
bit 7-5 Unimplemented: Read as ' 0 '
bit 4 RB0: Reserved Bit 0
User must set this bit to '0' per CAN protocol.
bit 3-0 DLC<3:0>: Data Length Code bits

BUFFER 19-4: ECAN \({ }^{\text {TM }}\) MESSAGE BUFFER WORD 3
\begin{tabular}{|lllllll|}
\hline\(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\)
\end{tabular}\(\quad\) R/W-x \begin{tabular}{lllll|}
\hline & Byte 1 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline \multicolumn{8}{|c|}{Byte 0} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & & \(\mathrm{W}=\) Writable bit & & \(\mathrm{U}=\) Unimp & ed bit, r & as ' 0 ' & \\
\hline -n = Value at POR & & ' 1 ' = Bit is set & & ' 0 ' = Bit is & & \(x=\) Bit is \(u\) & \\
\hline
\end{tabular}
bit 15-8 Byte \(1<15: 8>\) : ECAN \({ }^{\text {TM }}\) Message Byte 0
bit 7-0 Byte 0<7:0>: ECAN Message Byte 1

\section*{BUFFER 19-5: \(\quad\) ECAN \(^{\text {™ }}\) MESSAGE BUFFER WORD 4}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline \multicolumn{8}{|c|}{Byte 3} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline \multicolumn{8}{|c|}{Byte 2} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & & \(\mathrm{W}=\mathrm{Writab}\) & & \(\mathrm{U}=\) Unimp & ed bit, r & as '0' & \\
\hline -n = Value at POR & & ' 1 ' = Bit is & & ' 0 ' = Bit is & & \(\mathrm{x}=\mathrm{Bit}\) is u & \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-8 & Byte \(\mathbf{3 < 1 5 : 8 >}:\) ECAN \(^{\text {TM }}\) Message Byte 3 \\
bit 7-0 & Byte 2<7:0>: ECAN Message Byte 2
\end{tabular}

BUFFER 19-6: ECAN \({ }^{\text {TM }}\) MESSAGE BUFFER WORD 5
\begin{tabular}{|lcccccc|}
\hline \multicolumn{1}{|c}{\(R / W-x\)} & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\)
\end{tabular}\(\quad\) R/W-x \begin{tabular}{llll} 
\\
\hline & & Byte 5 & \\
\hline bit 15 & & & \\
\hline
\end{tabular}

\begin{tabular}{ll} 
bit 15-8 & Byte \(5<15: 8>:\) ECAN \({ }^{\text {TM }}\) Message Byte 5 \\
bit 7-0 & Byte 4<7:0>: ECAN Message Byte 4
\end{tabular}

\section*{BUFFER 19-7: \(\quad E^{\text {ETM }}{ }^{\text {TM }}\) MESSAGE BUFFER WORD 6}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline \multicolumn{8}{|c|}{Byte 7} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline \multicolumn{8}{|c|}{Byte 6} \\
\hline bit 7 & & & & & & & bit 0 \\
\hline \multicolumn{8}{|l|}{Legend:} \\
\hline \(\mathrm{R}=\) Readable bit & & \multicolumn{2}{|l|}{W = Writable bit} & \multicolumn{4}{|l|}{\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '} \\
\hline -n = Value at POR & & ' 1 ' = Bit is & & ' 0 ' = Bit is & & \(\mathrm{x}=\mathrm{Bit}\) is & \\
\hline
\end{tabular}
bit 15-8 \(\quad\) Byte \(7<15: 8>\) : ECAN \({ }^{\text {TM }}\) Message Byte 7
bit 7-0 Byte 6<7:0>: ECAN Message Byte 6

\section*{BUFFER 19-8: \(\quad E^{\text {EM }}{ }^{\text {TM }}\) MESSAGE BUFFER WORD 7}
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & U-0 & R/W-x & R/W-x & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline- & - & - & & FILHIT<4:0>(1) & & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline - & - & - & - & - & - & - & - \\
\hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15-13 & Unimplemented: Read as ' 0 ' \\
bit 12-8 & FILHIT<4:0>: Filter Hit Code bits \({ }^{(1)}\) \\
& Encodes number of filter that resulted in writing this buffer. \\
bit 7-0 & Unimplemented: Read as ' 0 '
\end{tabular}

Note 1: Only written by module for receive buffers, unused for transmit buffers.

\subsection*{20.0 10-BIT/12-BIT ANALOG-TO-DIGITAL CONVERTER (ADC1)}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Analog-to-Digital Converter (ADC)" (DS70183) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices have up to 13 ADC input channels.
The AD12B bit (AD1CON1<10>) allows each of the ADC modules to be configured by the user as either a 10-bit, 4-sample/hold ADC (default configuration) or a 12-bit, 1-sample/hold ADC.

Note: The ADC module needs to be disabled before modifying the AD12B bit.

\subsection*{20.1 Key Features}

The 10-bit ADC configuration has the following key features:
- Successive Approximation (SAR) conversion
- Conversion speeds of up to 1.1 Msps
- Up to 13 analog input pins
- External voltage reference input pins
- Simultaneous sampling of up to four analog input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- Selectable Buffer Fill modes
- Operation during CPU Sleep and Idle modes

The 12-bit ADC configuration supports all the above features, except:
- In the 12-bit configuration, conversion speeds of up to 500 ksps are supported
- There is only one sample/hold amplifier in the 12-bit configuration, so simultaneous sampling of multiple channels is not supported.

Depending on the particular device pinout, the ADC can have up to 13 analog input pins, designated ANO through AN12. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs can be shared with other analog input pins. The actual number of analog input pins and external voltage reference input configuration depends on the specific device.
Block diagrams of the ADC module are shown in Figure 20-1 and Figure 20-2.

\subsection*{20.2 ADC Initialization}

The following configuration steps should be performed.
1. Configure the ADC module:
a) Select port pins as analog inputs (AD1PCFGH<15:0> or AD1PCFGL<15:0>)
b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>)
c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>)
d) Determine how many \(\mathrm{S} / \mathrm{H}\) channels are used (AD1CON2<9:8> and AD1PCFGH < 15:0> or AD1PCFGL<15:0>)
e) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>)
f) Select how conversion results are presented in the buffer (AD1CON1<9:8>)
g) Turn on ADC module (AD1CON1<15>)
2. Configure ADC interrupt (if required):
a) Clear the AD1IF bit
b) Select ADC interrupt priority

\subsection*{20.3 ADC and DMA}

If more than one conversion result needs to be buffered before triggering an interrupt, DMA data transfers can be used. ADC1 can trigger a DMA data transfer. If ADC1 is selected as the DMA IRQ source, a DMA transfer occurs when the AD1IF bit gets set as a result of an ADC1 sample conversion sequence.
The \(\mathrm{SMPI}<3: 0>\) bits (AD1CON2<5:2>) are used to select how often the DMA RAM buffer pointer is incremented.
The ADDMABM bit (AD1CON1<12>) determines how the conversion results are filled in the DMA RAM buffer area being used for ADC. If this bit is set, DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer. If the ADDMABM bit is cleared, then DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer.

FIGURE 20-1: ADC1 MODULE BLOCK DIAGRAM FOR PIC24HJ32GP304, PIC24HJ64GP204/504 AND PIC24HJ128GP204/504 DEVICES


FIGURE 20-2: ADC1 MODULE BLOCK DIAGRAM FOR PIC24HJ32GP302, PIC24HJ64GP202/502 AND PIC24HJ128GP202/502 DEVICES


Note 1:Vref+, Vref- inputs can be multiplexed with other analog inputs.
2: Channels 1, 2 and 3 are not applicable for the 12-bit mode of operation.

FIGURE 20-3: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM


Note 1: Refer to Figure 9-2 for the derivation of Fosc when the PLL is enabled. If the PLL is not used, Fosc is equal to the clock source frequency. Tosc \(=1 /\) Fosc

2: See the ADC electrical characteristics for the exact RC clock value.

\subsection*{20.4 ADC Helpful Tips}
1. The \(\mathrm{SMPI}<3: 0>(\mathrm{AD} 1 \mathrm{CON} 2<5: 2>\) ) control bits:
a) Determine when the ADC interrupt flag is set and an interrupt is generated if enabled.
b) When the CSCNA bit (AD1CON2<10>) is set to ' 1 ', determines when the ADC analog scan channel list defined in the AD1CSSL/AD1CSSH registers starts over from the beginning.
c) On devices without a DMA peripheral, determines when ADC result buffer pointer to ADC1BUF0-ADC1BUFF, gets reset back to the beginning at ADC1BUF0.
2. On devices without a DMA module, the ADC has 16 result buffers. ADC conversion results are stored sequentially in ADC1BUF0-ADC1BUFF regardless of which analog inputs are being used subject to the \(\mathrm{SMPI}<3: 0>\) bits (AD1CON2<5:2>) and the condition described in 1c above. There is no relationship between the ANx input being measured and which ADC buffer (ADC1BUF0-ADC1BUFF) that the conversion results will be placed in.
3. On devices with a DMA module, the ADC module has only 1 ADC result buffer, (i.e., ADC1BUF0), per ADC peripheral and the ADC conversion result must be read either by the CPU or DMA controller before the next ADC conversion is complete to avoid overwriting the previous value.
4. The DONE bit (AD1CON1<0>) is only cleared at the start of each conversion and is set at the completion of the conversion, but remains set indefinitely even through the next sample phase until the next conversion begins. If application code is monitoring the DONE bit in any kind of software loop, the user must consider this behavior because the CPU code execution is faster than the ADC. As a result, in manual sample mode, particularly where the users code is setting the SAMP bit (AD1CON1<1>), the DONE bit should also be cleared by the user application just before setting the SAMP bit.
5. On devices with two ADC modules, the ADCxPCFG registers for both ADC modules must be set to a logic ' 1 ' to configure a target I/O pin as a digital I/O pin. Failure to do so means that any alternate digital input function will always see only a logic ' 0 ' as the digital input buffer is held in Disable mode.

\subsection*{20.5 ADC Resources}

Many useful resources related to ADC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
http://www.microchip.com/wwwprod-
ucts/Devices.aspx?dDoc-
Name=en534555

\subsection*{20.5.1 KEY RESOURCES}

\section*{- Section 16. "Analog-to-Digital Converter} (ADC)" (DS70183)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{20.6 ADC Control Registers}

REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER 1
\begin{tabular}{|l|c|c|c|c|c|cc|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ADON & - & ADSIDL & ADDMABM & - & AD12B & FORM<1:0> \\
\hline bit 15 & \\
bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllll|l|l|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & \begin{tabular}{rl} 
R/W-0 \\
HC,HS
\end{tabular} & \begin{tabular}{r} 
R/C-0 \\
HC, HS
\end{tabular} \\
\hline & SSRC<2:0> & & - & SIMSAM & ASAM & SAMP & DONE \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lllc|}
\hline Legend: & \(\mathrm{HC}=\) Cleared by hardware & \(\mathrm{HS}=\) Set by hardware & \(\mathrm{C}=\) Clear only bit \\
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15 & ADON: ADC Operating Mode bit \\
\(1=\) ADC module is operating \\
& \(0=\) ADC is off \\
bit 14 & Unimplemented: Read as ' 0 ' \\
bit 13 & \begin{tabular}{l} 
ADSIDL: Stop in Idle Mode bit \\
1
\end{tabular} \\
& \(=\) Discontinue module operation when device enters Idle mode \\
0 & \(=\) Continue module operation in Idle mode
\end{tabular}
bit 12 ADDMABM: DMA Buffer Build Mode bit
1 = DMA buffers are written in the order of conversion. The module provides an address to the DMA channel that is the same as the address used for the non-DMA stand-alone buffer
\(0=\) DMA buffers are written in Scatter/Gather mode. The module provides a scatter/gather address to the DMA channel, based on the index of the analog input and the size of the DMA buffer
bit 11
Unimplemented: Read as ' 0 '
bit 10 AD12B: 10-bit or 12-bit Operation Mode bit
1 = 12-bit, 1-channel ADC operation
\(0=10\)-bit, 4-channel ADC operation
bit 9-8 FORM<1:0>: Data Output Format bits
For 10-bit operation:
11 = Reserved
\(10=\) Reserved
\(01=\) Signed integer (Dout \(=\) ssss sssd dddd dddd, where \(s=\). NOT.d<9>)
\(00=\) Integer (Dout \(=0000\) 00dd dddd dddd)
For 12-bit operation:
11 = Reserved
\(10=\) Reserved
\(01=\) Signed Integer (Dout \(=\) ssss sddd dddd dddd, where \(\mathrm{s}=\). NOT.d<11>)
\(00=\) Integer (Dout \(=0000\) dddd dddd dddd)
bit 7-5 SSRC<2:0>: Sample Clock Source Select bits
111 = Internal counter ends sampling and starts conversion (auto-convert)
\(110=\) Reserved
101 = Reserved
100 = GP timer (Timer5 for ADC1) compare ends sampling and starts conversion
\(011=\) Reserved
010 = GP timer (Timer3 for ADC1) compare ends sampling and starts conversion
001 = Active transition on INT0 pin ends sampling and starts conversion
\(000=\) Clearing sample bit ends sampling and starts conversion
bit \(4 \quad\) Unimplemented: Read as ' 0 '

\section*{REGISTER 20-1: AD1CON1: ADC1 CONTROL REGISTER 1 (CONTINUED)}
bit 3 SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> \(=01\) or 1 x )
When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as ' 0 '
1 = Samples \(\mathrm{CH} 0, \mathrm{CH} 1, \mathrm{CH} 2, \mathrm{CH} 3\) simultaneously (when CHPS<1:0> \(=1 \mathrm{x}\) ); or Samples CH 0 and CH 1 simultaneously (when CHPS<1:0> = 01)
\(0=\) Samples multiple channels individually in sequence
bit 2 ASAM: ADC Sample Auto-Start bit
\(1=\) Sampling begins immediately after last conversion. SAMP bit is auto-set
\(0=\) Sampling begins when SAMP bit is set
SAMP: ADC Sample Enable bit
1 = ADC sample/hold amplifiers are sampling
\(0=\) ADC sample/hold amplifiers are holding
If ASAM \(=0\), software can write ' 1 ' to begin sampling. Automatically set by hardware if ASAM \(=1\).
If SSRC \(=000\), software can write ' 0 ' to end sampling and start conversion. If \(\operatorname{SSRC} \neq 000\), automatically cleared by hardware to end sampling and start conversion.
bit 0 DONE: ADC Conversion Status bit
1 = ADC conversion cycle is completed
\(0=\) ADC conversion not started or in progress
Automatically set by hardware when ADC conversion is complete. Software can write ' 0 ' to clear DONE status (software not allowed to write ' 1 '). Clearing this bit does NOT affect any operation in progress. Automatically cleared by hardware at start of a new conversion.

\section*{REGISTER 20-2: AD1CON2: ADC1 CONTROL REGISTER 2}
\begin{tabular}{|lcc|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & VCFG<2:0> & & - & - & CSCNA & CHPS<1:0> \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|ccc|c|c|c|}
\hline \multicolumn{9}{|c|}{ R-0 } & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline BUFS & - & SMPI<3:0> & & BUFM & ALTS \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-13 VCFG<2:0>: Converter Voltage Reference Configuration bits
\begin{tabular}{|c|c|c|}
\hline & ADREF+ & ADREF- \\
\hline \hline 000 & AVDD & AVSS \\
\hline 001 & External VREF+ & AVSS \\
\hline 010 & AVDD & External VREF- \\
\hline 011 & External VREF+ & External VREF- \\
\hline 1 xx & AVDD & Avss \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 12-11 & Unimplemented: Read as '0' \\
\hline bit 10 & CSCNA: Scan Input Selections for \(\mathrm{CHO}+\) during Sample A bit
\[
\begin{aligned}
& 1=\text { Scan inputs } \\
& 0=\text { Do not scan inputs }
\end{aligned}
\] \\
\hline bit 9-8 & CHPS<1:0>: Selects Channels Utilized bits \\
\hline & \begin{tabular}{l}
When AD12B = 1, CHPS \(<1: 0>\) is: U-0, Unimplemented, Read as ' 0 ' \\
\(1 \mathrm{x}=\) Converts \(\mathrm{CH} 0, \mathrm{CH} 1, \mathrm{CH} 2\) and CH 3 \\
01 = Converts CH 0 and CH 1 \\
\(00=\) Converts CH0
\end{tabular} \\
\hline
\end{tabular}
bit 7 BUFS: Buffer Fill Status bit (only valid when BUFM = 1)
1 = ADC is currently filling buffer 0x8-0xF, user should access data in \(0 \times 0-0 \times 7\)
\(0=\) ADC is currently filling buffer \(0 \times 0-0 \times 7\), user should access data in \(0 \times 8-0 \times F\)
bit \(6 \quad\) Unimplemented: Read as ' 0 '
bit 5-2 SMPI<3:0>: Selects Increment Rate for DMA Addresses bits or number of sample/conversion operations per interrupt
\(1111=\) Increments the DMA address or generates interrupt after completion of every 16th sample/conversion operation
\(1110=\) Increments the DMA address or generates interrupt after completion of every 15th sample/conversion operation
-
-
-
0001 = Increments the DMA address after completion of every 2nd sample/conversion operation \(0000=\) Increments the DMA address after completion of every sample/conversion operation
bit 1 BUFM: Buffer Fill Mode Select bit
\(1=\) Starts buffer filling at address \(0 \times 0\) on first interrupt and \(0 \times 8\) on next interrupt
\(0=\) Always starts filling buffer at address 0x0
bit \(0 \quad\) ALTS: Alternate Input Sample Mode Select bit
1 = Uses channel input selects for Sample A on first sample and Sample B on next sample
\(0=\) Always uses channel input selects for Sample A

\section*{REGISTER 20-3: AD1CON3: ADC1 CONTROL REGISTER 3}
\begin{tabular}{|l|c|c|ccccc|}
\hline R/W-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ADRC & - & - & & & SAMC<4:0>(1) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline & & \(A D C S<7: 0>{ }^{(2)}\) & & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15 & ADRC: ADC Conversion Clock Source bit \\
& \(1=\) ADC internal RC clock \\
& \(0=\) Clock derived from system clock \\
bit 14-13 & Unimplemented: Read as ' 0 ' \\
bit 12-8 & SAMC \(<4: 0>\) : Auto Sample Time bits \({ }^{(1)}\) \\
& \(11111=31\) TAD \\
& - \\
& - \\
& \(00001=1\) TAD \\
& \(00000=0\) TAD
\end{tabular}
bit 7-0 \(\quad\) ADCS \(<7: 0>\) : ADC Conversion Clock Select bits \({ }^{(2)}\)
11111111 = Reserved
-
-
-
-
\(01000000=\) Reserved
\(00111111=\operatorname{TCY} \cdot(\operatorname{ADCS}<7: 0>+1)=64 \cdot \operatorname{TCY}=\operatorname{TAD}\)
-
-
-
\(00000010=\) TCY \(\cdot(\) ADCS \(<7: 0>+1)=3 \cdot \operatorname{TCY}=\) TAD
\(00000001=\mathrm{TCY} \cdot(\operatorname{ADCS}<7: 0>+1)=2 \cdot\) TCY = TAD
\(00000000=\operatorname{TCY} \cdot(\operatorname{ADCS}<7: 0>+1)=1 \cdot \operatorname{TCY}=\) TAD

Note 1: This bit only used if AD1CON1<7:5 (SSRC<2:0>) \(=111\).
2: \(\quad\) This bit is not used if \(A D 1 C O N 3<15>(A D R C)=1\).

REGISTER 20-4: AD1CON4: ADC1 CONTROL REGISTER 4
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|cc|}
\hline \multicolumn{9}{|c|}{\(\mathrm{U}-0\)} & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & & DMABL<2:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-3 Unimplemented: Read as ' 0 '
bit 2-0 DMABL<2:0>: Selects Number of DMA Buffer Locations per Analog Input bits
111 = Allocates 128 words of buffer to each analog input
\(110=\) Allocates 64 words of buffer to each analog input
101 = Allocates 32 words of buffer to each analog input
\(100=\) Allocates 16 words of buffer to each analog input
\(011=\) Allocates 8 words of buffer to each analog input
\(010=\) Allocates 4 words of buffer to each analog input
\(001=\) Allocates 2 words of buffer to each analog input
\(000=\) Allocates 1 word of buffer to each analog input

\section*{REGISTER 20-5: AD1CHS123: ADC1 INPUT CHANNEL 1, 2, 3 SELECT REGISTER}
\begin{tabular}{|c|c|c|c|c|cc|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & CH123NB<1:0> & CH123SB \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & CH123NA<1:0> & CH123SA \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(\prime 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-9 CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits
When AD12B = \(1, \mathrm{CHxNB}\) is: \(\mathrm{U}-0\), Unimplemented, Read as ' 0 '
\(11=\mathrm{CH} 1\) negative input is \(\mathrm{AN} 9, \mathrm{CH} 2\) negative input is \(\mathrm{AN} 10, \mathrm{CH} 3\) negative input is AN11
\(10=\mathrm{CH} 1\) negative input is AN6, CH 2 negative input is \(\mathrm{AN} 7, \mathrm{CH} 3\) negative input is \(\mathrm{AN} 8^{(1)}\)
\(0 \mathrm{x}=\mathrm{CH} 1, \mathrm{CH} 2, \mathrm{CH} 3\) negative input is VREF-
bit \(8 \quad\) CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit
When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as ' 0 '
1 = CH 1 positive input is \(\mathrm{AN} 3, \mathrm{CH} 2\) positive input is \(\mathrm{AN} 4, \mathrm{CH} 3\) positive input is AN5
\(0=\mathrm{CH} 1\) positive input is AN0, CH 2 positive input is AN1, CH 3 positive input is AN2
bit 7-3 Unimplemented: Read as ' 0 '
bit 2-1 CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits
When AD12B = 1 , CHxNA is: U-0, Unimplemented, Read as ' 0 '
\(11=\mathrm{CH} 1\) negative input is AN9, CH 2 negative input is AN10, CH3 negative input is AN11
\(10=\mathrm{CH} 1\) negative input is AN6, CH2 negative input is AN7, CH 3 negative input is \(\mathrm{AN} 8^{(1)}\)
\(0 \mathrm{x}=\mathrm{CH} 1, \mathrm{CH} 2, \mathrm{CH} 3\) negative input is VREF-
bit 0
CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit
When AD12B = 1 , CHxSA is: U-0, Unimplemented, Read as ' 0 '
\(1=\mathrm{CH} 1\) positive input is \(\mathrm{AN} 3, \mathrm{CH} 2\) positive input is \(\mathrm{AN} 4, \mathrm{CH} 3\) positive input is AN5
\(0=\mathrm{CH} 1\) positive input is AN0, CH 2 positive input is \(\mathrm{AN} 1, \mathrm{CH} 3\) positive input is AN2
Note 1: This bit setting is Reserved in PIC24HJ128GPX02, PIC24HJ64GPX02 and PIC24HJ32GPX02 (28-pin) devices.

REGISTER 20-6: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER
\begin{tabular}{|l|c|c|ccccc|}
\hline \multicolumn{9}{|c|}{ R/W-0 } & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CHONB & - & - & & & \(C H 0 S B<4: 0>\) & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|cccccc|}
\hline \multicolumn{9}{|c|}{ R/W-0 } \\
\hline \multicolumn{9}{l|}{ U-0 } \\
\hline CHONA & - & - & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline bit 7 & & & CH0SA<4:0> & & \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline bit 15 & CH0NB: Channel 0 Negative Input Select for Sample B bit Same definition as bit 7. \\
\hline bit 14-13 & Unimplemented: Read as ' 0 ' \\
\hline bit 12-8 & \begin{tabular}{l}
CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits \\
01100 = Channel 0 positive input is AN12 \\
01011 = Channel 0 positive input is AN11 \\
\(01000=\) Channel 0 positive input is \(\mathrm{AN8} 8^{(1)}\) \\
\(00111=\) Channel 0 positive input is \(A N 7^{(1)}\) \\
\(00110=\) Channel 0 positive input is AN6 \(^{(1)}\) \\
- \\
\(00010=\) Channel 0 positive input is AN2 \\
00001 = Channel 0 positive input is AN1 \\
\(00000=\) Channel 0 positive input is ANO
\end{tabular} \\
\hline bit 7 & \begin{tabular}{l}
CHONA: Channel 0 Negative Input Select for Sample A bit \\
1 = Channel 0 negative input is AN1 \\
\(0=\) Channel 0 negative input is VREF-
\end{tabular} \\
\hline bit 6-5 & Unimplemented: Read as ' 0 ' \\
\hline bit 4-0 & \begin{tabular}{l}
CHOSA<4:0>: Channel 0 Positive Input Select for Sample A bits \\
01100 = Channel 0 positive input is AN12 \\
01011 = Channel 0 positive input is AN11 \\
\(01000=\) Channel 0 positive input is \(\mathrm{AN8} 8^{(1)}\) \\
\(00111=\) Channel 0 positive input is \(A N 7^{(1)}\) \\
\(00110=\) Channel 0 positive input is AN6 \(^{(1)}\) \\
- \\
\(00010=\) Channel 0 positive input is AN2 \\
00001 = Channel 0 positive input is AN1 \\
\(00000=\) Channel 0 positive input is ANO
\end{tabular} \\
\hline
\end{tabular}

Note 1: These bit settings (AN6, AN7 and AN8) are reserved on PIC24HJ128GPX02, PIC24HJ64GPX02 and PIC24HJ32GPX02 (28-pin) devices.

\section*{REGISTER 20-7: AD1CSSL: ADC1 INPUT SCAN SELECT REGISTER LOW \({ }^{(1,2)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & CSS12 & CSS11 & CSS10 & CSS9 & CSS8 \\
\hline bit 15 &
\end{tabular}
\begin{tabular}{|l|l|l|l|l|l|l|l|l|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CSS7 & CSS6 & CSS5 & CSS4 & CSS3 & CSS2 & CSS1 & CSS0 \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-0 CSS<12:0>: ADC Input Scan Selection bits
1 = Select ANx for input scan
0 = Skip ANx for input scan

Note 1: On devices without 13 analog inputs, all AD1CSSL bits can be selected by user application. However, inputs selected for scan without a corresponding input on device converts VREF-.
2: \(\operatorname{CSS} x=A N x\), where \(x=0\) through 12 .

\section*{REGISTER 20-8: AD1PCFGL: ADC1 PORT CONFIGURATION REGISTER LOW \({ }^{(1,2,3)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & - & - & PCFG12 & PCFG11 & PCFG10 & PCFG9 & PCFG8 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PCFG7 & PCFG6 & PCFG5 & PCFG4 & PCFG3 & PCFG2 & PCFG1 & PCFG0 \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12-0 PCFG<12:0>: ADC Port Configuration Control bits
1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVss
\(0=\) Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices without 13 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are ignored on ports without a corresponding input on device.
2: \(\mathrm{PCFGx}=\mathrm{ANx}\), where \(\mathrm{x}=0\) through 12.
3: PCFGx bits have no effect if ADC module is disabled by setting ADxMD bit in the PMDx register. In this case, all port pins multiplexed with ANX will be in Digital mode.

NOTES:

\subsection*{21.0 COMPARATOR MODULE}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Comparator" (DS70212) of the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Comparator module provides a set of dual input comparators. The inputs to the comparator can be configured to use any one of the four pin inputs (C1IN+, C1IN-, C2IN+ and C2IN-) as well as the Comparator Voltage Reference Input (CVREF).

Note: This peripheral contains output functions that may need to be configured by the peripheral pin select feature. For more information, see Section 11.6 "Peripheral Pin Select".

FIGURE 21-1: COMPARATOR I/O OPERATING MODES
C1N

Note 1: This peripheral's outputs must be assigned to an available RPn pin before use. Refer to Section 11.6 "Peripheral Pin Select" for more information.

\subsection*{21.1 Comparator Resources}

Many useful resources related to Comparators are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
\begin{tabular}{ll}
\hline Note: & \begin{tabular}{l} 
In the event you are not able to access the \\
\\
product page using the link above, enter \\
this URL in your browser:
\end{tabular} \\
& http://www.microchip.com/wwwproducts/ \\
& Devices.aspx?dDocName=en534555
\end{tabular}

\subsection*{21.1.1 KEY RESOURCES}
- Section 34. "Comparator" (DS70212)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{21.2 Comparator Control Register}

\section*{REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CMIDL & - & C2EVT & C1EVT & C2EN & C1EN & C2OUTEN \({ }^{(\mathbf{1 )}}\) & C1OUTEN \(^{(\mathbf{2 )}}\) \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ R-0 } & R-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline C2OUT & C1OUT & C2INV & C1INV & C2NEG & C2POS & C1NEG & C1POS \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as '0' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15 CMIDL: Stop in Idle Mode
\(1=\) When device enters Idle mode, module does not generate interrupts. Module is still enabled
\(0=\) Continue normal module operation in Idle mode
bit 14 Unimplemented: Read as ' 0 '
bit 13 C2EVT: Comparator 2 Event
1 = Comparator output changed states
\(0=\) Comparator output did not change states
bit 12 C1EVT: Comparator 1 Event
1 = Comparator output changed states
\(0=\) Comparator output did not change states
bit 11
bit 10
C2EN: Comparator 2 Enable
1 = Comparator is enabled
\(0=\) Comparator is disabled
C1EN: Comparator 1 Enable
1 = Comparator is enabled
\(0=\) Comparator is disabled
bit 9 C2OUTEN: Comparator 2 Output Enable \({ }^{(\mathbf{1 )}}\)
1 = Comparator output is driven on the output pad
\(0=\) Comparator output is not driven on the output pad
bit 8 C1OUTEN: Comparator 1 Output Enable \({ }^{(2)}\)
1 = Comparator output is driven on the output pad
\(0=\) Comparator output is not driven on the output pad
bit 7 C2OUT: Comparator 2 Output bit
When C2INV = 0:
\(1=\mathrm{C} 2 \mathrm{VIN}+>\mathrm{C} 2 \mathrm{VIN}-\)
\(0=\mathrm{C} 2 \mathrm{VIN}+<\mathrm{C} 2 \mathrm{VIN}-\)
When C2INV \(=1\) :
```

0 = C2 VIN+ > C2 VIN-

```
\(1=\mathrm{C} 2 \mathrm{VIN}+<\mathrm{C} 2 \mathrm{VIN}-\)

Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
2: If C1OUTEN \(=1\), the C1OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.

\section*{REGISTER 21-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)}
bit \(6 \quad\) C1OUT: Comparator 1 Output bit
When C1INV = 0 :
\(1=\mathrm{C} 1 \mathrm{VIN}+>\mathrm{C} 1 \mathrm{VIN}\) -
\(0=\mathrm{C} 1 \mathrm{VIN}+<\mathrm{C} 1 \mathrm{VIN}-\)
When C1INV = 1 :
\(0=\mathrm{C} 1 \mathrm{VIN}+>\mathrm{C} 1 \mathrm{VIN}-\)
\(1=\mathrm{C} 1 \mathrm{VIN}+<\mathrm{C} 1 \mathrm{Vin}\) -
bit 5 C2INV: Comparator 2 Output Inversion bit
1 = C2 output inverted
\(0=\mathrm{C} 2\) output not inverted
bit \(4 \quad\) C1INV: Comparator 1 Output Inversion bit
1 = C1 output inverted
\(0=\) C1 output not inverted
bit 3 C2NEG: Comparator 2 Negative Input Configure bit
\(1=\) Input is connected to \(\mathrm{VIN}^{+}\)
\(0=\) Input is connected to VIN -
See Figure 21-1 for the comparator modes.
bit 2 C2POS: Comparator 2 Positive Input Configure bit
1 = Input is connected to \(\mathrm{VIN}^{+}\)
\(0=\) Input is connected to CVREF
See Figure 21-1 for the comparator modes.
bit 1 C1NEG: Comparator 1 Negative Input Configure bit
\(1=\) Input is connected to \(\mathrm{ViN}^{+}\)
\(0=\) Input is connected to VIN-
See Figure 21-1 for the comparator modes.
bit \(0 \quad\) C1POS: Comparator 1 Positive Input Configure bit
1 = Input is connected to \(\mathrm{VIN}^{+}\)
\(0=\) Input is connected to CVREF
See Figure 21-1 for the comparator modes.
Note 1: If C2OUTEN \(=1\), the C2OUT peripheral output must be configured to an available RPx pin. See Section 11.6 "Peripheral Pin Select" for more information.
2: If C1OUTEN \(=1\), the C1OUT peripheral output must be configured to an available \(R P x\) pin. See Section 11.6 "Peripheral Pin Select" for more information.

\subsection*{21.3 Comparator Voltage Reference}

\subsection*{21.3.1 CONFIGURING THE COMPARATOR VOLTAGE REFERENCE}

The Voltage Reference module is controlled through the CVRCON register (Register 21-2). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and Vss, or the external Vref+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.

FIGURE 21-2: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM
VREF+

REGISTER 21-2: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{8}{|c|}{ U-0 } \\
\hline- & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - \\
\hline bit 15 8 & & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CVREN & CVROE & CVRR & CVRSS & \multicolumn{4}{|c|}{CVR<3:0>} \\
\hline & & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit \(7 \quad\) CVREN: Comparator Voltage Reference Enable bit
1 = CVREF circuit powered on
\(0=\) CVREF circuit powered down
bit 6 CVROE: Comparator VREF Output Enable bit
1 = CVREF voltage level is output on CVREF pin
\(0=\) CVREF voltage level is disconnected from CVREF pin
bit 5
CVRR: Comparator VREF Range Selection bit
\(1=\) CVRSRC range should be 0 to 0.625 CVRSRC with CVRSRC/24 step size
\(0=\) CVRSRC range should be 0.25 to 0.719 CVRSRC with CVRSRC/32 step size
bit 4
CVRSS: Comparator Vref Source Selection bit
1 = Comparator reference source CVRSRC = VREF+ - VREF-
\(0=\) Comparator reference source CVRSRC \(=\) AVDD - AVss
bit 3-0 CVR<3:0>: Comparator VREF Value Selection \(0 \leq C V R<3: 0>\leq 15\) bits
When CVRR = 1:
CVREF \(=(C V R<3: 0>124) \cdot(C V R S R C)\)
When CVRR \(=0\) :
\(\overline{C V R E F}=1 / 4 \bullet(C V R S R C)+(C V R<3: 0>/ 32) \bullet(C V R S R C)\)

\subsection*{22.0 REAL-TIME CLOCK AND CALENDAR (RTCC)}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This chapter discusses the Real-Time Clock and Calendar (RTCC) module, available on PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices, and its operation.

Some of the key features of this module are:
- Time: hours, minutes and seconds
- 24-hour format (military time)
- Calendar: weekday, date, month and year
- Alarm configurable
- Year range: 2000 to 2099
- Leap year correction
- BCD format for compact firmware
- Optimized for low-power operation
- User calibration with auto-adjust
- Calibration range: \(\pm 2.64\) seconds error per month
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

The RTCC module is intended for applications where accurate time must be maintained for extended periods of time with minimum to no intervention from the CPU. The RTCC module is optimized for low-power usage to provide extended battery lifetime while keeping track of time.
The RTCC module is a 100-year clock and calendar with automatic leap year detection. The range of the clock is from 00:00:00 (midnight) on January 1, 2000 to 23:59:59 on December 31, 2099.
The hours are available in 24 -hour (military time) format. The clock provides a granularity of one second with half-second visibility to the user.

FIGURE 22-1: RTCC BLOCK DIAGRAM


\subsection*{22.1 RTCC Module Registers}

The RTCC module registers are organized into three categories:
- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

\subsection*{22.1.1 REGISTER MAPPING}

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired timer register pair (see Table 22-1).
By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach ' 00 '. Once they reach ' 00 ', the MINUTES and SECONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 22-1: RTCVAL REGISTER MAPPING
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
RTCPTR \\
\(<1: 0>\)
\end{tabular}} & \multicolumn{2}{|c|}{ RTCC Value Register Window } \\
\cline { 2 - 3 } & RTCVAL<15:8> & RTCVAL<7:0> \\
\hline \hline 00 & MINUTES & SECONDS \\
\hline 01 & WEEKDAY & HOURS \\
\hline 10 & MONTH & DAY \\
\hline 11 & - & YEAR \\
\hline
\end{tabular}

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 22-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach ' 00 '. Once they reach ' 00 ', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

\section*{TABLE 22-2: ALRMVAL REGISTER MAPPING}
\begin{tabular}{|c|c|c|}
\hline \multirow{2}{*}{\begin{tabular}{c} 
ALRMPTR \\
\(<1: 0>\)
\end{tabular}} & \multicolumn{2}{|c|}{ Alarm Value Register Window } \\
\cline { 2 - 3 } & ALRMVAL<15:8> & ALRMVAL<7:0> \\
\hline \hline 00 & ALRMMIN & ALRMSEC \\
\hline 01 & ALRMWD & ALRMHR \\
\hline 10 & ALRMMNTH & ALRMDAY \\
\hline 11 & - & - \\
\hline
\end{tabular}

Considering that the 16 -bit core does not distinguish between 8 -bit and 16 -bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.
Note: This only applies to read operations and not write operations.

\subsection*{22.1.2 WRITE LOCK}

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 22-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 22-1.

EXAMPLE 22-1: SETTING THE RTCWREN BIT
\begin{tabular}{lll|}
\hline MOV & \#NVMKEY, W1 & ; move the address of NVMKEY into W1 \\
MOV & \#0x55, W2 & \\
MOV & \#0xAA, W3 & ; start 55/AA sequence \\
MOV & W2, [W1] & ; set the RTCWREN bit \\
BSET & W3, [W1] & \\
\hline
\end{tabular}

\subsection*{22.2 RTCC Resources}

Many useful resources related to RTCC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en534555

\subsection*{22.2.1 KEY RESOURCES}
- Section 37. "Real-Time Clock and Calendar (RTCC)" (DS70301)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{22.3 RTCC Registers}

\section*{REGISTER 22-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R-0 & R-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline RTCEN \({ }^{(2)}\) & - & RTCWREN & RTCSYNC & HALFSEC \({ }^{(3)}\) & RTCOE & \multicolumn{2}{|l|}{RTCPTR<1:0>} \\
\hline bit 15 & & & & & & & bit \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & & \(C A L<7: 0>\) & & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit \(15 \quad\) RTCEN: RTCC Enable bit \({ }^{(2)}\)
\(1=\) RTCC module is enabled
\(0=\) RTCC module is disabled
bit 14 Unimplemented: Read as ' 0 '
bit 13 RTCWREN: RTCC Value Registers Write Enable bit
1 = RTCVALH and RTCVALL registers can be written to by the user
\(0=\) RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12 RTCSYNC: RTCC Value Registers Read Synchronization bit
1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid
\(0=\) RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple
bit 11
HALFSEC: Half-Second Status bit \({ }^{(3)}\)
1 = Second half period of a second
\(0=\) First half period of a second
bit 10 RTCOE: RTCC Output Enable bit
1 = RTCC output enabled
\(0=\) RTCC output disabled
bit 9-8 RTCPTR<1:0>: RTCC Value Register Window Pointer bits
Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches ' 00 '.
RTCVAL<15:8>:
11 = Reserved
\(10=\) MONTH
01 = WEEKDAY
\(00=\) MINUTES
RTCVAL<7:0>:
11 = YEAR
\(10=\) DAY
01 = HOURS
\(00=\) SECONDS

Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN \(=1\).
3: This bit is read-only. It is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

\section*{REGISTER 22-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER \({ }^{(1)}\) (CONTINUED)}
bit 7-0 CAL<7:0>: RTC Drift Calibration bits
11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute
-
-
-
\(10000000=\) Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
-
-
-
00000001 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute \(00000000=\) No adjustment

Note 1: The RCFGCAL register is only affected by a POR.
2: A write to the RTCEN bit is only allowed when RTCWREN \(=1\).
3: This bit is read-only. It is cleared to ' 0 ' on a write to the lower half of the MINSEC register.

\section*{REGISTER 22-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
\hline- & - & - & - & - & - & RTSECSEL \({ }^{(1)}\) & PMPTTL \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\(x=\) Bit is unknown
\end{tabular}
\begin{tabular}{ll} 
bit 15-2 & Unimplemented: Read as ' 0 ' \\
bit 1 & RTSECSEL: RTCC Seconds Clock Output Select bit \({ }^{(1)}\) \\
& \begin{tabular}{l}
\(1=\) RTCC seconds clock is selected for the RTCC pin \\
0
\end{tabular} \\
bit 0 & \begin{tabular}{l} 
PMPTCC alarm pulse is selected for the RTCC pin
\end{tabular} \\
& \begin{tabular}{l}
\(1=\) PMP module uses TTL input buffers \\
0
\end{tabular} \\
&
\end{tabular}

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

REGISTER 22-3: ALCFGRPT: ALARM CONFIGURATION REGISTER
\begin{tabular}{|c|c|cccc|cc|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ALRMEN & CHIME & & AMASK<3:0> & & ALRMPTR<1:0> \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & & & ARPT<7:0> & & & \\
\hline bit 7 & & & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown

\section*{bit 15 ALRMEN: Alarm Enable bit}
\(1=\) Alarm is enabled (cleared automatically after an alarm event whenever ARPT \(<7: 0>=0 \times 00\) and CHIME = 0)
\(0=\) Alarm is disabled
bit \(14 \quad\) CHIME: Chime Enable bit
\(1=\) Chime is enabled; ARPT<7:0> bits are allowed to roll over from \(0 \times 00\) to \(0 \times F F\)
\(0=\) Chime is disabled; ARPT<7:0> bits stop once they reach \(0 x 00\)
bit 13-10
AMASK<3:0>: Alarm Mask Configuration bits
11xx = Reserved - do not use
101x = Reserved - do not use
1001 = Once a year (except when configured for February 29th, once every 4 years)
\(1000=\) Once a month
0111 = Once a week
\(0110=\) Once a day
0101 = Every hour
0100 = Every 10 minutes
0011 = Every minute
0010 = Every 10 seconds
0001 = Every second
\(0000=\) Every half second
bit 9-8 ALRMPTR<1:0>: Alarm Value Register Window Pointer bits
Points to the corresponding Alarm Value registers when reading ALRMVALH and ALRMVALL registers; the ALRMPTR<1:0> value decrements on every read or write of ALRMVALH until it reaches ' 00 '.
ALRMVAL<15:8>:
11 = Unimplemented
\(10=\) ALRMMNTH
01 = ALRMWD
\(00=\) ALRMMIN
ALRMVAL<7:0>:
11 = Unimplemented
\(10=\) ALRMDAY
01 = ALRMHR
\(00=\) ALRMSEC
bit 7-0 ARPT<7:0>: Alarm Repeat Counter Value bits
11111111 = Alarm will repeat 255 more times
-
\(\cdot\)
\(00000000=\) Alarm will not repeat
The counter decrements on any alarm event. The counter is prevented from rolling over from \(0 \times 00\) to \(0 \times F F\) unless CHIME \(=1\).

REGISTER 22-4: RTCVAL (WHEN RTCPTR<1:0> = 11): YEAR VALUE REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15
\end{tabular}
\begin{tabular}{|lccccccc|}
\hline\(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline & YRTEN<3:0> & & YRONE<3:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\(R=\) Readable bit
\(-n=\) Value at POR
\(W=\) Writable bit
\(' 1\) ' \(=\) Bit is set
\(\mathrm{U}=\) Unimplemented bit, read as ' 0 '
' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown
bit 15-8 Unimplemented: Read as ' 0 '
bit 7-4 YRTEN<3:0>: Binary Coded Decimal Value of Year's Tens Digit; contains a value from 0 to 9
bit 3-0 YRONE<3:0>: Binary Coded Decimal Value of Year's Ones Digit; contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN \(=1\).

\section*{REGISTER 22-5: RTCVAL (WHEN RTCPTR<1:0> = 10): MONTH AND DAY VALUE REGISTER \({ }^{(1)}\)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & R-x & R-x & R-x & R-x & R-x \\
\hline - & - & - & MTHTEN0 & & \multicolumn{3}{|l|}{MTHONE<3:0>} \\
\hline bit 15 & & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|cc|cccc|}
\hline U-0 & U-0 & R/W-x & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline- & - & DAYTEN<1:0> & & DAYONE<3:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN \(=1\).

REGISTER 22-6: RTCVAL (WHEN RTCPTR<1:0> = 01): WKDYHR: WEEKDAY AND HOURS VALUE REGISTER \({ }^{(1)}\)
\begin{tabular}{|l|c|c|c|c|c|ccc|}
\hline U-0 & U-0 & U-0 & U-0 & \(U-0\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline- & - & - & - & - & & WDAY<2:0> & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|cccccc|}
\hline \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline- & - & HRTEN<1:0> & & HRONE<3:0> & \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6 Unimplemented: Read as ' 0 '
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9
Note 1: A write to this register is only allowed when RTCWREN \(=1\).

\section*{REGISTER 22-7: RTCVAL (WHEN RTCPTR<1:0> = 00): MINUTES AND SECONDS VALUE REGISTER}
\begin{tabular}{|c|ccccccc|}
\hline \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) \\
\hline- & & MINTEN<2:0> & & MINONE<3:0> & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccccccc|}
\hline U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & \(R / W-x\) & \(R / W-x\) \\
\hline- & SECTEN \(<2: 0>\) & & SECONE<3:0> & \\
\hline bit 7 & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15 Unimplemented: Read as ' 0 '
bit 14-12 MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5
bit 11-8 MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9
bit \(7 \quad\) Unimplemented: Read as ' 0 '
bit 6-4 SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5
bit 3-0 SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9

\section*{REGISTER 22-8: ALRMVAL (WHEN ALRMPTR<1:0> = 10): ALARM MONTH AND DAY VALUE REGISTER \({ }^{(1)}\)}
\begin{tabular}{|l|c|c|c|cccc|}
\hline U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & - & MTHTEN0 & & MTHONE \(<3: 0>\) & \\
\hline bit 15 & & & & bit 8 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|cccccc|}
\hline \(\mathrm{U}-0\) & \(\mathrm{U}-0\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) & \(\mathrm{R} / \mathrm{W}-\mathrm{x}\) \\
\hline- & - & DAYTEN<1:0> & & DAYONE \(<3: 0>\) & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \\
\(\mathrm{x}=\) Bit is unknown
\end{tabular}
bit 15-13 Unimplemented: Read as ' 0 '
bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; contains a value of 0 or 1
bit 11-8 MTHONE<3:0>: Binary Coded Decimal Value of Month's Ones Digit; contains a value from 0 to 9
bit 7-6 Unimplemented: Read as '0'
bit 5-4 DAYTEN<1:0>: Binary Coded Decimal Value of Day's Tens Digit; contains a value from 0 to 3
bit 3-0 DAYONE<3:0>: Binary Coded Decimal Value of Day's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN \(=1\).

REGISTER 22-9: ALRMVAL (WHEN ALRMPTR<1:0> = 01): ALARM WEEKDAY AND HOURS VALUE REGISTER \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-x & R/W-x & R/W-x \\
\hline- & - & - & - & - & WDAY2 & WDAY1 & WDAY0 \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|cc|cccc|}
\hline U-0 & \(\mathrm{U}-0\) & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x & R/W-x \\
\hline- & - & HRTEN<1:0> & & HRONE<3:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & ' 1 ' \(=\) Bit is set & ' 0 ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15-11 Unimplemented: Read as ' 0 '
bit 10-8 WDAY<2:0>: Binary Coded Decimal Value of Weekday Digit; contains a value from 0 to 6
bit 7-6 Unimplemented: Read as '0'
bit 5-4 HRTEN<1:0>: Binary Coded Decimal Value of Hour's Tens Digit; contains a value from 0 to 2
bit 3-0 HRONE<3:0>: Binary Coded Decimal Value of Hour's Ones Digit; contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN \(=1\).

REGISTER 22-10: ALRMVAL (WHEN ALRMPTR<1:0> = 00): ALARM MINUTES AND SECONDS VALUE REGISTER
\begin{tabular}{|c|ccc|cccc|}
\hline U-0 & R/W-x & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline- & & MINTEN<2:0> & & MINONE<3:0> & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|ccccccc|}
\hline U-0 & R/W-x & R/W-x & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) & \(R / W-x\) \\
\hline- & & SECTEN<2:0> & & SECONE<3:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad \mathrm{x}=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{ll} 
bit 15 & Unimplemented: Read as ' 0 ' \\
bit 14-12 & MINTEN<2:0>: Binary Coded Decimal Value of Minute's Tens Digit; contains a value from 0 to 5 \\
bit 11-8 & MINONE<3:0>: Binary Coded Decimal Value of Minute's Ones Digit; contains a value from 0 to 9 \\
bit 7 & Unimplemented: Read as ' 0 ' \\
bit 6-4 & SECTEN<2:0>: Binary Coded Decimal Value of Second's Tens Digit; contains a value from 0 to 5 \\
bit 3-0 & SECONE<3:0>: Binary Coded Decimal Value of Second's Ones Digit; contains a value from 0 to 9
\end{tabular}

NOTES:

\subsection*{23.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 36. "Programmable Cyclic Redundancy Check (CRC)" (DS70298) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The programmable CRC generator offers the following features:
- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

\subsection*{23.1 Overview}

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR bits ( \(\mathrm{X}<15: 1>\) ) and the CRCCON bits (PLEN \(<3: 0>\) ), respectively.

EQUATION 23-1: CRC EQUATION
\(\square\)
To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 23-1.

TABLE 23-1: EXAMPLE CRC SETUP
\begin{tabular}{|c|c|}
\hline Bit Name & Bit Value \\
\hline \hline PLEN<3:0> & 1111 \\
\hline\(X<15: 1>\) & 000100000010000 \\
\hline
\end{tabular}

For the value of \(X<15: 1>\), the 12th bit and the 5 th bit are set to ' 1 ', as required by the CRC equation. The 0th bit required by the CRC equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the \(X<15: 1>\) bits do not have the 0th bit or the 16th bit.
The topology of a standard CRC generator is shown in Figure 23-2.

FIGURE 23-1: CRC SHIFTER DETAILS


FIGURE 23-2: \(\quad\) CRC GENERATOR RECONFIGURED FOR \(x^{16}+x^{12}+x^{5}+1\)


\subsection*{23.2 User Interface}

\subsection*{23.2.1 DATA INTERFACE}

To start serial shifting, a ' 1 ' must be written to the CRCGO bit.
The module incorporates a FIFO that is 8 deep when PLEN (PLEN \(<3: 0>\) ) \(>7\), and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN \(=5\), then the size of the data is PLEN \(+1=6\). The data must be written as follows:
```

data[5:0] = crc_input[5:0]
data[7:6] = `bxx

```

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (VWORD<4:0>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO \(=1\) and VWORD \(>0\). When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0 . Therefore, for a given value of PLEN, it will take (PLEN + 1) * VWORD number of clock cycles to complete the CRC calculations.
When VWORD reaches 8 (or 16 ), the CRCFUL bit will be set. When VWORD reaches 0 , the CRCMPT bit will be set.
To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to ' 1 '. From that point onward, the VWORD<4:0> bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO.

To empty words already written into a FIFO, the CRCGO bit must be set to ' 1 ' and the CRC shifter allowed to run until the CRCMPT bit is set.
Also, to get the correct CRC reading, it is necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.
If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0 . The hardware will then behave like the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 23.2.2 "Interrupt Operation").
At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

\subsection*{23.2.2 INTERRUPT OPERATION}

When the VWORD<4:0> bits make a transition from a value of ' 1 ' to ' 0 ', an interrupt will be generated.

\subsection*{23.3 Operation in Power-Saving Modes}

\subsection*{23.3.1 SLEEP MODE}

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

\subsection*{23.3.2 IDLE MODE}

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.
If CSIDL = 1 , the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

\subsection*{23.4 Programmable CRC Resources}

Many useful resources related to Programmable CRC are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en534555

\subsection*{23.4.1 KEY RESOURCES}
- Section 36. "Programmable Cyclic Redundancy Check CRC)" (DS70298)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{23.5 Programmable CRC Registers}

REGISTER 23-1: CRCCON: CRC CONTROL REGISTER
\begin{tabular}{|c|c|c|ccccc|}
\hline U-0 & U-0 & R/W-0 & R-0 & R-0 & R-0 & R-0 & R-0 \\
\hline- & - & CSIDL & & & VWORD<4:0> & & \\
\hline bit 15 & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|l|c|c|c|ccccc|}
\hline \multicolumn{1}{|c|}{ R-0 } & R-1 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline CRCFUL & CRCMPT & - & CRCGO & & PLEN<3:0> & \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
\begin{tabular}{ll}
\begin{tabular}{ll} 
bit 15-14 & Unimplemented: Read as ' 0 ' \\
bit 13 & CSIDL: CRC Stop in Idle Mode bit \\
& \(1=\) Discontinue module operation when device enters Idle mode \\
& \(0=\) Continue module operation in Idle mode
\end{tabular} \\
bit 12-8 & \begin{tabular}{l} 
VWORD<4:0>: Pointer Value bits \\
Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN \(<3: 0>\) is \\
\\
greater than 7, or 16 when PLEN \(<3: 0>\) is less than or equal to 7.
\end{tabular} \\
bit 7 & CRCFUL: FIFO Full bit
\end{tabular}
bit \(6 \quad\) CRCMPT: FIFO Empty Bit
\(1=\) FIFO is empty
\(0=\) FIFO is not empty
bit 5 Unimplemented: Read as ' 0 '
bit 4 CRCGO: Start CRC bit
1 = Start CRC serial shifter
\(0=\) Turn off CRC serial shifter after FIFO is empty
bit 3-0 PLEN<3:0>: Polynomial Length bits
Denotes the length of the polynomial to be generated minus 1 .

\section*{REGISTER 23-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER}
\begin{tabular}{|llllllll|}
\hline R/W-0 & R/W-0 & R/W-0 & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & & \(X<15: 8>\) & & & \\
\hline bit 15 & & & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 & \\
\hline \multicolumn{7}{|c|}{X<7:1>} & - & \\
\hline bit 7 & & & & & & \multicolumn{3}{|r|}{bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{|c|c|c|c|}
\hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemente & as ' 0 ' \\
\hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
\hline
\end{tabular}
bit 15-1 \(\quad X<15: 1>\) : XOR of Polynomial Term \(X^{n}\) Enable bits bit \(0 \quad\) Unimplemented: Read as ' 0 '

NOTES:

\subsection*{24.0 PARALLEL MASTER PORT (PMP)}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Parallel Master Port (PMP)" (DS70299) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Parallel Master Port (PMP) module is a parallel 8 -bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory
devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.
Key features of the PMP module include:
- Fully Multiplexed Address/Data Mode
- Demultiplexed or Partially Multiplexed Address/ Data Mode:
- Up to 11 address lines with single Chip Select
- Up to 12 address lines without Chip Select
- Single Chip Select Line
- Programmable Strobe Options:
- Individual Read and Write Strobes or;
- Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
- Address Support
- 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- Selectable Input Voltage Levels

FIGURE 24-1: PMP MODULE OVERVIEW


\subsection*{24.1 PMP Resources}

Many useful resources related to PMP are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
\begin{tabular}{|ll|}
\hline Note: & \begin{tabular}{l} 
In the event you are not able to access the \\
product page using the link above, enter \\
this URL in your browser:
\end{tabular} \\
& http://www.microchip.com/wwwproducts/ \\
& Devices.aspx?dDocName=en534555
\end{tabular}

\subsection*{24.1.1 KEY RESOURCES}
- Section 35. "Parallel Master Port" (DS70299)
- Code Samples
- Application Notes
- Software Libraries
- Webinars
- All related dsPIC33F/PIC24H Family Reference Manuals Sections
- Development Tools

\subsection*{24.2 PMP Control Registers}

\section*{REGISTER 24-1: PMCON: PARALLEL PORT CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline PMPEN & - & PSIDL & ADRMUX1 & ADRMUX0 & PTBEEN & PTWREN & PTRDEN \\
\hline bit 15
\end{tabular}


\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit 15 PMPEN: Parallel Master Port Enable bit
1 = PMP enabled
\(0=\) PMP disabled, no off-chip access performed
bit 14 Unimplemented: Read as ' 0 '
bit 13 PSIDL: Stop in Idle Mode bit
1 = Discontinue module operation when device enters Idle mode
\(0=\) Continue module operation in Idle mode
bit 12-11 ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits \({ }^{(1)}\)
11 = Reserved
\(10=\) All 16 bits of address are multiplexed on PMD<7:0> pins
\(01=\) Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8>
\(00=\) Address and data appear on separate pins
bit 10 PTBEEN: Byte Enable Port Enable bit (16-bit Master mode)
1 = PMBE port enabled
\(0=\) PMBE port disabled
bit \(9 \quad\) PTWREN: Write Enable Strobe Port Enable bit
1 = PMWR/PMENB port enabled
\(0=\) PMWR/PMENB port disabled
bit 8 PTRDEN: Read/Write Strobe Port Enable bit
\(1=\) PMRD/ \(\overline{\text { PMWR }}\) port enabled
\(0=\) PMRD/PMWR port disabled
bit 7-6 CSF1:CSF0: Chip Select Function bits
11 = Reserved
\(10=\) PMCS1 functions as chip select
\(0 \mathrm{x}=\mathrm{PMCS} 1\) functions as address bit 14
bit \(5 \quad\) ALP: Address Latch Polarity bit \({ }^{(1)}\)
1 = Active-high (PMALL and PMALH)
\(0=\) Active-low ( \(\overline{\text { PMALL }}\) and \(\overline{\text { PMALH }})\)
bit 4 Unimplemented: Read as ' 0 '
bit \(3 \quad\) CS1P: Chip Select 1 Polarity bit \({ }^{(1)}\)
1 = Active-high (PMCS1/PMCS1)
\(0=\) Active-low \((\overline{\mathrm{PMCS1}} / \overline{\mathrm{PMCS1}})\)
Note 1: These bits have no effect when their corresponding pins are used as address lines.

\section*{REGISTER 24-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)}
bit 2 BEP: Byte Enable Polarity bit
\(1=\) Byte enable active-high (PMBE)
\(0=\) Byte enable active-low (PMBE)
bit \(1 \quad\) WRSP: Write Strobe Polarity bit
For Slave modes and Master mode 2 (PMMODE<9:8> \(=00,01,10\) ):
\(1=\) Write strobe active-high (PMWR)
\(0=\) Write strobe active-low ( \(\overline{\text { PMWR }}\) )
For Master mode 1 (PMMODE<9:8> = 11):
\(1=\) Enable strobe active-high (PMENB)
\(0=\) Enable strobe active-low (PMENB)
bit \(0 \quad\) RDSP: Read Strobe Polarity bit
For Slave modes and Master mode 2 (PMMODE<9:8> \(=00,01,10\) ):
1 = Read strobe active-high (PMRD)
\(0=\) Read strobe active-low ( \(\overline{\text { PMRD }})\)
For Master mode 1 (PMMODE<9:8> = 11):
\(1=\) Read/write strobe active-high (PMRD/PMWR)
\(0=\) Read/write strobe active-low \((\overline{\mathrm{PMRD}} / \mathrm{PMWR})\)
Note 1: These bits have no effect when their corresponding pins are used as address lines.

\section*{Register 24-2: PMMODE: PARALLEL PORT MODE REGISTER}

\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{2}{|r|}{WAITB<1:0> \({ }^{(1)}\)} & \multicolumn{4}{|c|}{WAITM<3:0>} & \multicolumn{2}{|l|}{WAITE<1:0> \({ }^{(1)}\)} \\
\hline \multicolumn{6}{|l|}{bit 7} & \multicolumn{2}{|c|}{bit 0} \\
\hline
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}\(\quad x=\) Bit is unknown
bit \(15 \quad\) BUSY: Busy bit (Master mode only)
1 = Port is busy (not useful when the processor stall is active)
\(0=\) Port is not busy
bit 14-13 IRQM<1:0>: Interrupt Request Mode bits
11 = Interrupt generated when Read Buffer 3 is read or Write Buffer 3 is written (Buffered PSP mode) or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only)
\(10=\) No interrupt generated, processor stall activated
\(01=\) Interrupt generated at the end of the read/write cycle
\(00=\) No interrupt generated
bit 12-11 INCM<1:0>: Increment Mode bits
11 = PSP read and write buffers auto-increment (Legacy PSP mode only)
\(10=\) Decrement ADDR<10:0> by 1 every read/write cycle
\(01=\) Increment ADDR<10:0> by 1 every read/write cycle
\(00=\) No increment or decrement of address
bit 10 MODE16: 8/16-bit Mode bit
\(1=16\)-bit mode: data register is 16 bits, a read or write to the data register invokes two 8 -bit transfers
\(0=8\)-bit mode: data register is 8 bits, a read or write to the data register invokes one 8 -bit transfer
bit 9-8
MODE<1:0>: Parallel Port Mode Select bits
11 =Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA<x:0> and PMD<7:0>)
10 =Master mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA \(<x: 0>\) and PMD<7:0>)
01 =Enhanced PSP, control signals ( \(\overline{\text { PMRD }}, \overline{\text { PMWR, }} \overline{\text { PMCS1 }}, \mathrm{PMD}<7: 0>\) and PMA \(<1: 0>\) )
\(00=\) Legacy Parallel Slave Port, control signals ( \(\overline{\text { PMRD }}, \overline{\text { PMWR }}, \overline{\text { PMCS1 }}\) and PMD \(<7: 0>\) )
bit 7-6 WAITB<1:0>: Data Setup to Read/Write Wait State Configuration bits \({ }^{(1)}\)
11 = Data wait of 4 TcY; multiplexed address phase of 4 TCY
10 = Data wait of 3 TcY ; multiplexed address phase of 3 TcY
01 = Data wait of 2 TcY; multiplexed address phase of 2 TcY
\(00=\) Data wait of 1 TcY; multiplexed address phase of 1 TCY
bit 5-2 WAITM<3:0>: Read to Byte Enable Strobe Wait State Configuration bits
1111 = Wait of additional 15 TcY
-
\(\cdot\)
0001 = Wait of additional 1 TCY
\(0000=\) No additional wait cycles (operation forced into one Tcy)
bit 1-0 WAITE<1:0>: Data Hold After Strobe Wait State Configuration bits \({ }^{(1)}\)
11 = Wait of 4 TcY
\(10=\) Wait of 3 TCY
\(01=\) Wait of 2 TcY
\(00=\) Wait of 1 TCY
Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITMO \(=0000\).

REGISTER 24-3: PMADDR: PARALLEL PORT ADDRESS REGISTER
\begin{tabular}{|c|c|cccccc|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline ADDR15 & CS1 & & ADDR<13:8> & & \\
\hline bit 15 & & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|llllllll|}
\hline\(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) & \(R / W-0\) \\
\hline & & \(A D D R<7: 0>\) & & & \\
\hline bit 7 & & & & & \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
\hline
\end{tabular}
bit 15 ADDR15: Parallel Port Destination Address bits
bit \(14 \quad\) CS1: Chip Select 1 bit
\(1=\) Chip select 1 is active
\(0=\) Chip select 1 is inactive
bit 13-0
ADDR13:ADDR0: Parallel Port Destination Address bits

REGISTER 24-4: PMAEN: PARALLEL PORT ENABLE REGISTER
\begin{tabular}{|c|c|c|c|c|cccc|}
\hline U-0 & R/W-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline- & PTEN14 & - & - & - & & PTEN<10:8>(1) & \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
\hline \multicolumn{6}{|c|}{PTEN<7:2> \({ }^{(1)}\)} & \multicolumn{2}{|c|}{PTEN<1:0>} \\
\hline & & & & & & & bit \\
\hline
\end{tabular}

Legend:
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared
\end{tabular}\(\quad \mathrm{x}=\) Bit is unknown
bit 15 Unimplemented: Read as ' 0 '
bit \(14 \quad\) PTEN14: PMCS1 Strobe Enable bit
1 = PMA14 functions as either PMA<14> bit or PMCS1
\(0=\) PMA14 pin functions as port I/O
bit 13-11 Unimplemented: Read as ' 0 '
bit 10-2 PTEN<10:2>: PMP Address Port Enable bits \({ }^{(1)}\)
\(1=P M A<10: 2>\) function as PMP address lines
\(0=\) PMA<10:2> function as port I/O
bit 1-0 PTEN<1:0>: PMALH/PMALL Strobe Enable bits
\(1=\) PMA1 and PMA0 function as either PMA \(<1: 0>\) or PMALH and PMALL
\(0=\) PMA1 and PMA0 pads functions as port I/O

Note 1: Devices with 28 pins do not have \(\mathrm{PMA}<10: 2>\).

REGISTER 24-5: PMSTAT: PARALLEL PORT STATUS REGISTER
\begin{tabular}{|l|c|c|c|c|c|c|c|}
\hline R-0 & R/W-0, HS & U-0 & U-0 & R-0 & R-0 & R-0 & R-0 \\
\hline IBF & IBOV & - & - & IB3F & IB2F & IB1F & IB0F \\
\hline bit 15
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline R-1 & R/W-0, HS & U-0 & U-0 & R-1 & R-1 & \(R-1\) & \(R-1\) \\
\hline OBE & OBUF & - & - & OB3E & OB2E & OB1E & OB0E \\
\hline bit 7 & & & & bit 0 \\
\hline
\end{tabular}
\begin{tabular}{|lll|}
\hline Legend: & HS = Hardware Set bit & \\
\(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
\(-n=\) Value at POR & \(' 1\) ' = Bit is set & ' 0 ' = Bit is cleared \(\quad x=\) Bit is unknown \\
\hline
\end{tabular}
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{bit 15} & IBF: Input Buffer Full Status bit \\
\hline & 1 = All writable input buffer registers are full \\
\hline & \(0=\) Some or all of the writable input buffer registers are empty \\
\hline \multirow[t]{2}{*}{bit 14} & IBOV: Input Buffer Overflow Status bit \\
\hline & \(1=\) A write attempt to a full input byte register occurred (must be cleared in software)
\(0=\) No overflow occurred \\
\hline bit 13-12 & Unimplemented: Read as '0' \\
\hline \multirow[t]{2}{*}{bit 11-8} & IB3F:IB0F Input Buffer \(\times\) Status Full bits \\
\hline & \(1=\) Input buffer contains data that has not been read (reading buffer will clear this bit)
\(0=\) Input buffer does not contain any unread data \\
\hline \multirow[t]{3}{*}{bit 7} & OBE: Output Buffer Empty Status bit \\
\hline & 1 = All readable output buffer registers are empty \\
\hline & \(0=\) Some or all of the readable output buffer registers are full \\
\hline \multirow[t]{2}{*}{bit 6} & OBUF: Output Buffer Underflow Status bits \\
\hline & \begin{tabular}{l}
\(1=\) A read occurred from an empty output byte register (must be cleared in software) \\
\(0=\) No underflow occurred
\end{tabular} \\
\hline bit 5-4 & Unimplemented: Read as '0' \\
\hline \multirow[t]{3}{*}{bit 3-0} & OB3E:OB0E Output Buffer x Status Empty bit \\
\hline & 1 = Output buffer is empty (writing data to the buffer will clear this bit) \\
\hline & \(0=\) Output buffer contains data that has not been transmitted \\
\hline
\end{tabular}

\section*{REGISTER 24-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
\hline- & - & - & - & - & - & - & - \\
\hline bit 15 & & & bit 8 \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & \multicolumn{2}{c|}{ R/W-0 } & R/W-0 \\
\hline- & - & - & - & - & - & RTSECSEL & (1) & PMPTTL \\
\hline bit 7 &
\end{tabular}

\section*{Legend:}
\begin{tabular}{lll}
\(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
\(-\mathrm{n}=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
\end{tabular}
\begin{tabular}{ll} 
bit 15-2 & Unimplemented: Read as ' 0 ' \\
bit 1 & RTSECSEL: RTCC Seconds Clock Output Select bit \({ }^{(1)}\) \\
& \(1=\) RTCC seconds clock is selected for the RTCC pin \\
& \(0=\) RTCC alarm pulse is selected for the RTCC pin \\
bit 0 & PMPTTL: PMP Module TTL Input Buffer Select bit \\
& \(1=\) PMP module uses TTL input buffers \\
& \(0=\) PMP module uses Schmitt Trigger input buffers
\end{tabular}

Note 1: To enable the actual RTCC output, the RTCOE bit (RCFGCAL<10>) needs to be set.

\subsection*{25.0 SPECIAL FEATURES}

Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.
2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices include the following features that are intended to maximize application flexibility and reliability, and minimize cost through elimination of external components:
- Flexible configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard \({ }^{\text {TM }}\) Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) )
- In-Circuit Emulation

\subsection*{25.1 Configuration Bits}

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices provide nonvolatile memory implementation for device configuration bits. Refer to Section 25. "Device Configuration" (DS70194), in the "dsPIC33F/PIC24H Family Reference Manual" for more information on this implementation.
The Configuration bits can be programmed (read as ' 0 '), or left unprogrammed (read as ' 1 '), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.
The individual Configuration bit descriptions for the Configuration registers are shown in Table 25-1.
Note that address 0xF80000 is beyond the user program memory space. It belongs to the configuration memory space ( \(0 \times 800000-0 x F F F F F F\) ), which can only be accessed using table reads and table writes.
The Device Configuration register map is shown in Table 25-1.

TABLE 25-1: DEVICE CONFIGURATION REGISTER MAP
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Address & Name & Bit 7 & Bit 6 & Bit 5 & Bit 4 & Bit 3 & Bit 2 & Bit 1 & Bit 0 \\
\hline 0xF80000 & FBS & \multicolumn{2}{|l|}{RBS<1:0>} & - & - & \multicolumn{3}{|c|}{BSS<2:0>} & BWRP \\
\hline 0xF80002 & FSS \({ }^{(1)}\) & \multicolumn{2}{|l|}{RSS<1:0>} & - & - & \multicolumn{3}{|c|}{SSS<2:0>} & SWRP \\
\hline 0xF80004 & FGS & - & - & - & - & - & \multicolumn{2}{|l|}{GSS<1:0>} & GWRP \\
\hline 0xF80006 & FOSCSEL & IESO & - & - & \multicolumn{2}{|c|}{-} & \multicolumn{3}{|c|}{FNOSC<2:0>} \\
\hline 0xF80008 & FOSC & \multicolumn{2}{|l|}{FCKSM<1:0>} & IOL1WAY & - & - & OSCIOFNC & \multicolumn{2}{|l|}{POSCMD<1:0>} \\
\hline 0xF8000A & FWDT & FWDTEN & WINDIS & - & WDTPRE & \multicolumn{4}{|c|}{WDTPOST<3:0>} \\
\hline 0xF8000C & FPOR & \multicolumn{3}{|c|}{Reserved \({ }^{(2)}\)} & ALTI2C & - & \multicolumn{3}{|c|}{FPWRT<2:0>} \\
\hline 0xF8000E & FICD & Reserv & ed \({ }^{(3)}\) & JTAGEN & - & - & - & ICS & 1:0> \\
\hline 0xF80010 & FUID0 & \multicolumn{8}{|c|}{User Unit ID Byte 0} \\
\hline 0xF80012 & FUID1 & \multicolumn{8}{|c|}{User Unit ID Byte 1} \\
\hline 0xF80014 & FUID2 & \multicolumn{8}{|c|}{User Unit ID Byte 2} \\
\hline 0xF80016 & FUID3 & \multicolumn{8}{|c|}{User Unit ID Byte 3} \\
\hline
\end{tabular}

Legend: - = unimplemented bit, read as ' 0 '.
Note 1: This Configuration register is not available and reads as 0xFF on PIC24HJ32GP302/304 devices.
2: These bits are reserved and always read as ' 1 '.
3: These bits are reserved for use by development tools and must be programmed as ' 1 '.

TABLE 25-2: PIC24H CONFIGURATION BITS DESCRIPTION
\begin{tabular}{|c|c|c|c|}
\hline Bit Field & Register & RTSP Effect & Description \\
\hline BWRP & FBS & Immediate & \begin{tabular}{l}
Boot Segment Program Flash Write Protection \\
1 = Boot segment can be written \\
\(0=\) Boot segment is write-protected
\end{tabular} \\
\hline BSS<2:0> & FBS & Immediate & \begin{tabular}{l}
Boot Segment Program Flash Code Protection Size \\
x11 = No Boot program Flash segment \\
Boot space is 1 K Instruction Words (except interrupt vectors) \\
110 = Standard security; boot program Flash segment ends at \(0 \times 0007 \mathrm{FE}\) \\
\(010=\) High security; boot program Flash segment ends at 0x0007FE \\
Boot space is 4 K Instruction Words (except interrupt vectors) \\
101 = Standard security; boot program Flash segment, ends at 0x001FFE \\
001 = High security; boot program Flash segment ends at 0x001FFE \\
Boot space is 8 K Instruction Words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x003FFE \\
\(000=\) High security; boot program Flash segment ends at 0x003FFE
\end{tabular} \\
\hline RBS<1:0>(1) & FBS & Immediate & \begin{tabular}{l}
Boot Segment RAM Code Protection Size \\
11 = No Boot RAM defined \\
\(10=\) Boot RAM is 128 bytes \\
01 = Boot RAM is 256 bytes \\
\(00=\) Boot RAM is 1024 bytes
\end{tabular} \\
\hline SWRP(1) & FSS \({ }^{(1)}\) & Immediate & \[
\begin{aligned}
& \text { Secure Segment Program Flash Write-Protect bit } \\
& 1=\text { Secure Segment can bet written } \\
& 0=\text { Secure Segment is write-protected } \\
& \hline
\end{aligned}
\] \\
\hline SSS<2:0>(1) & FSS \({ }^{(1)}\) & Immediate & \begin{tabular}{l}
Secure Segment Program Flash Code Protection Size (Secure segment is not implemented on 32K devices) X11 = No Secure program flash segment \\
Secure space is 4K IW less BS \\
110 = Standard security; secure program flash segment starts at End of BS, ends at 0x001FFE \\
\(010=\) High security; secure program flash segment starts at End of BS, ends at 0x001FFE \\
Secure space is 8K IW less BS \\
101 = Standard security; secure program flash segment starts at End of BS, ends at 0x003FFE \\
001 = High security; secure program flash segment starts at End of BS, ends at 0x003FFE \\
Secure space is 16 K IW less BS \\
100 = Standard security; secure program flash segment starts at End of BS, ends at 007FFEh \\
\(000=\) High security; secure program flash segment starts at End of BS, ends at 0x007FFE
\end{tabular} \\
\hline
\end{tabular}

Note 1: This Configuration register is not available on PIC24HJ32GP302/304 devices.

TABLE 25-2: PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline Bit Field & Register & RTSP Effect & Description \\
\hline RSS<1:0> \({ }^{(1)}\) & FSS \({ }^{(1)}\) & Immediate & \begin{tabular}{l}
Secure Segment RAM Code Protection \\
11 = No Secure RAM defined \\
\(10=\) Secure RAM is 256 Bytes less BS RAM \\
01 = Secure RAM is 2048 Bytes less BS RAM \\
\(00=\) Secure RAM is 4096 Bytes less BS RAM
\end{tabular} \\
\hline GSS<1:0> & FGS & Immediate & ```
General Segment Code-Protect bit
11 = User program memory is not code-protected
10 = Standard security
\(0 \mathrm{x}=\) High security
``` \\
\hline GWRP & FGS & Immediate & \[
\begin{aligned}
& \text { General Segment Write-Protect bit } \\
& 1=\text { User program memory is not write-protected } \\
& 0=\text { User program memory is write-protected }
\end{aligned}
\] \\
\hline IESO & FOSCSEL & Immediate & ```
Two-speed Oscillator Start-up Enable bit
1 = Start-up device with FRC, then automatically switch to the
    user-selected oscillator source when ready
\(0=\) Start-up device with user-selected oscillator source
``` \\
\hline FNOSC<2:0> & FOSCSEL & If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate & ```
Initial Oscillator Source Selection bits
111 = Internal Fast RC (FRC) oscillator with postscaler
\(110=\) Internal Fast RC (FRC) oscillator with divide-by-16
101 = LPRC oscillator
100 = Secondary (LP) oscillator
011 = Primary (XT, HS, EC) oscillator with PLL
010 = Primary (XT, HS, EC) oscillator
001 = Internal Fast RC (FRC) oscillator with PLL
\(000=\) FRC oscillator
``` \\
\hline FCKSM<1:0> & FOSC & Immediate & \begin{tabular}{l}
Clock Switching Mode bits \(1 \mathrm{x}=\) Clock switching is disabled, Fail-Safe Clock Monitor is disabled \\
01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled \(00=\) Clock switching is enabled, Fail-Safe Clock Monitor is enabled
\end{tabular} \\
\hline IOL1WAY & FOSC & Immediate & \begin{tabular}{l}
Peripheral pin select configuration \\
1 = Allow only one reconfiguration \\
\(0=\) Allow multiple reconfigurations
\end{tabular} \\
\hline OSCIOFNC & FOSC & Immediate & \[
\begin{aligned}
& \text { OSC2 Pin Function bit (except in XT and HS modes) } \\
& 1=\text { OSC2 is clock output } \\
& 0=\text { OSC2 is general purpose digital I/O pin }
\end{aligned}
\] \\
\hline POSCMD<1:0> & FOSC & Immediate & \begin{tabular}{l}
Primary Oscillator Mode Select bits \\
11 = Primary oscillator disabled \\
\(10=\) HS Crystal Oscillator mode \\
01 = XT Crystal Oscillator mode \\
\(00=\) EC (External Clock) mode
\end{tabular} \\
\hline FWDTEN & FWDT & Immediate & \begin{tabular}{l}
Watchdog Timer Enable bit \\
1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register has no effect.) \\
\(0=\) Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)
\end{tabular} \\
\hline WINDIS & FWDT & Immediate & \[
\begin{aligned}
& \text { Watchdog Timer Window Enable bit } \\
& 1=\text { Watchdog Timer in Non-Window mode } \\
& 0=\text { Watchdog Timer in Window mode } \\
& \hline
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: This Configuration register is not available on PIC24HJ32GP302/304 devices.

TABLE 25-2: PIC24H CONFIGURATION BITS DESCRIPTION (CONTINUED)
\begin{tabular}{|c|c|c|c|}
\hline Bit Field & Register & RTSP Effect & Description \\
\hline WDTPRE & FWDT & Immediate & Watchdog Timer Prescaler bit
\[
\begin{aligned}
& 1=1: 128 \\
& 0=1: 32
\end{aligned}
\] \\
\hline WDTPOST<3:0> & FWDT & Immediate & Watchdog Timer Postscaler bits
\[
\begin{aligned}
& 1111=1: 32,768 \\
& 1110=1: 16,384
\end{aligned}
\]
\[
\begin{aligned}
& 0001=1: 2 \\
& 0000=1: 1
\end{aligned}
\] \\
\hline FPWRT<2:0> & FPOR & Immediate & Power-on Reset Timer Value Select bits \(111=\) PWRT \(=128 \mathrm{~ms}\) \(110=\) PWRT \(=64 \mathrm{~ms}\) \(101=\) PWRT \(=32 \mathrm{~ms}\) \(100=\) PWRT \(=16 \mathrm{~ms}\) 011 = PWRT \(=8 \mathrm{~ms}\) \(010=\) PWRT \(=4 \mathrm{~ms}\) 001 = PWRT = 2 ms \(000=\) PWRT \(=\) Disabled \\
\hline ALTI2C & FPOR & Immediate & Alternate \(\mathrm{I}^{2} \mathrm{C}^{\text {TM }}\) pins \(1=I^{2} \mathrm{C}\) mapped to SDA1/SCL1 pins \(0=I^{2} \mathrm{C}\) mapped to ASDA1/ASCL1 pins \\
\hline JTAGEN & FICD & Immediate & \begin{tabular}{l}
JTAG Enable bit 1 = JTAG enabled \\
\(0=\) JTAG disabled
\end{tabular} \\
\hline ICS<1:0> & FICD & Immediate & \begin{tabular}{l}
ICD Communication Channel Select bits \\
11 = Communicate on PGEC1 and PGED1 \\
\(10=\) Communicate on PGEC2 and PGED2 \\
01 = Communicate on PGEC3 and PGED3 \\
00 = Reserved, do not use
\end{tabular} \\
\hline
\end{tabular}

Note 1: This Configuration register is not available on PIC24HJ32GP302/304 devices.

\subsection*{25.2 On-Chip Voltage Regulator}

All of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices power their core digital logic at a nominal 2.5 V . This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3 V . To simplify system design, all devices in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.
The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 Ohms) capacitor (such as tantalum or ceramic) must be connected to the Vcap pin (Figure 25-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 28-13 located in Section 28.1 "DC Characteristics".

Note: It is important for the low-ESR capacitor to be placed as close as possible to the Vcap pin.

On a POR, it takes approximately \(20 \mu\) sor the on-chip voltage regulator to generate an output voltage. During this time, designated as TsTARTUP, code execution is disabled. Tstartup is applied every time the device resumes operation after any power-down.

FIGURE 25-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR \({ }^{(1,2,3)}\)


Note 1: These are typical operating voltages. Refer to Table 28-13, located in Section 28.1 "DC Characteristics" for the full operating ranges of VDD and Vcap.

2: It is important for the low-ESR capacitor to be placed as close as possible to the VcaP pin.
3: Typical VCAP pin voltage \(=2.5 \mathrm{~V}\) when VDD \(\geq\) VDDMIN.

\subsection*{25.3 Brown-out Reset (BOR)}

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit that monitors the regulated supply voltage VcAP. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).
A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).
If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit ( \(O S C C O N<5>\) ) is ' 1 '.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM \(=100\) is applied. The total delay in this case is TFSCM.
The BOR Status bit ( \(\mathrm{RCON}<1>\) ) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

\subsection*{25.4 Watchdog Timer (WDT)}

For PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

\subsection*{25.4.1 PRESCALER/POSTSCALER}

The nominal WDT clock source from LPRC is 32 kHz . This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5 -bit mode, or 4 ms in 7-bit mode.
A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>), which allow the selection of 16 settings, from \(1: 1\) to \(1: 32,768\). Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.
The WDT, prescaler and postscaler are reset:
- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

\subsection*{25.4.2 SLEEP AND IDLE MODES}

If the WDT is enabled, it continues to run during Sleep or Idle modes. When the WDT time-out occurs, the device wakes the device and code execution continues from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3,2>) needs to be cleared in software after the device wakes up.

\subsection*{25.4.3 ENABLING WDT}

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.
The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to ' 0 '. The WDT is enabled in software by setting the SWDTEN control bit ( \(\mathrm{RCON}<5>\) ). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last \(1 / 4\) of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

FIGURE 25-2: WDT BLOCK DIAGRAM


\subsection*{25.5 JTAG Interface}

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface is provided in future revisions of the document.
\begin{tabular}{ll} 
Note: & Refer to Section 24. "Programming and \\
& Diagnostics" (DS70246) of the \\
& "dsPIC33F/PIC24H Family Reference \\
& Manual" for further information on usage, \\
& configuration and operation of the JTAG \\
interface.
\end{tabular}

\subsection*{25.6 In-Circuit Serial Programming}

The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP).
Any of the three pairs of programming clock/data pins can be used:
- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

\subsection*{25.7 In-Circuit Debugger}

When MPLAB \({ }^{\circledR}\) ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.
Any of the three pairs of debugging clock/data pins can be used:
- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \(\overline{M C L R}\), VDD, Vss, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

\subsection*{25.8 Code Protection and CodeGuard \({ }^{\text {TM }}\) Security}

The PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices offer advanced implementation of CodeGuard Security that supports BS, SS and GS while, the PIC24HJ32GP302/304 devices offer the intermediate level of CodeGuard Security that supports only BS and GS. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property in collaborative system designs.
When coupled with software encryption libraries, CodeGuard Security can be used to securely update Flash even when multiple IPs reside on the single chip. The code protection features vary depending on the actual PIC24H implemented. The following sections provide an overview of these features.
Secure segment and RAM protection is implemented on the PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices. The PIC24HJ32GP302/304 devices do not support secure segment and RAM protection.

\section*{Note: Refer to Section 23. "CodeGuard" \({ }^{\text {M }}\) Security" (DS70239) of the "dsPIC33F/PIC24H Family Reference Manual" for further information on usage, configuration and operation of CodeGuard Security.}
TABLE 25-3:
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline CONFIG BITS & \multicolumn{2}{|l|}{BSS<2:0> = x11 OK} & \multicolumn{2}{|l|}{\(B S S<2: 0>=x 10 \quad 1 \mathrm{~K}\)} & \multicolumn{2}{|l|}{BSS<2:0> = x01 4K} & \multicolumn{2}{|l|}{BSS<2:0> = x 00 8K} \\
\hline \multirow[t]{6}{*}{SSS \(<2: 0>=x 11\)
\(0 K\)} & VS = 256 IW & \multirow[t]{6}{*}{0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h 0x001FFEh Ox002000h
\(0 \times 003 F F E h\) \(0 \times 004000 \mathrm{~h}\) 0x0057FEh} & VS = 256 IW & & VS = 256 IW & & VS \(=256 \mathrm{IW}\) & 0x000000h 0x0001FEh \\
\hline & \multirow[t]{5}{*}{\(G S=11008 \mathrm{IW}\)} & & \(\mathrm{BS}=768 \mathrm{IW}\) & \[
\begin{aligned}
& 0 \times 000000 \mathrm{~h} \\
& 0 \times 0001 \mathrm{FEh} \\
& 0 \times 00200 \mathrm{~h}
\end{aligned}
\] & \multirow[t]{2}{*}{BS \(=3840 \mathrm{IW}\)} & 0x0001FEh 0x000200h 0x0007FEh & BS \(=7936 \mathrm{IW}\) & \[
\begin{aligned}
& \begin{array}{l}
0 \times 000200 \mathrm{~h} \\
0 \times 0007 \mathrm{FE}
\end{array}
\end{aligned}
\] \\
\hline & & & \multirow[t]{4}{*}{\(G S=10240 \mathrm{IW}\)} & \[
\begin{aligned}
& 0 \times 0007 \mathrm{FEh} \\
& 0 \times 00800 \mathrm{~h} \\
& 0 \times 0 \mathrm{O}
\end{aligned}
\] & & 0x000800h
\(0 \times 001 \mathrm{FFEh}\) & & 0x000800h \\
\hline & & & & 0x002000h & \multirow[t]{3}{*}{GS = 7168 IW} & 0x002000h & & 0x002000h \\
\hline & & & & Ox003FFEh
\(0 \times 004000 \mathrm{~h}\) & & Ox003FFEh
\(0 \times 004000 \mathrm{~h}\) & GS = 3072 IW & 0x003FFEh
\(0 \times 004000 \mathrm{~h}\) \\
\hline & & & & 0x0057FEh & & 0x0057FEh & & 0x0057FEh \\
\hline & \multicolumn{2}{|l|}{0x0157FEh} & \multicolumn{2}{|l|}{0x0157FEh} & \multicolumn{2}{|l|}{0x0157FEh} & \multicolumn{2}{|l|}{0x0157FEh} \\
\hline
\end{tabular}
TABLE 25-4: CODE FLASH SECURITY SEGMENT SIZES FOR 64 KB DEVICES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline CONFIG BITS & \multicolumn{2}{|l|}{BSS<2:0> = x11 OK} & \multicolumn{2}{|l|}{\(B S S<2: 0>=x 10 \quad 1 \mathrm{~K}\)} & \multicolumn{2}{|l|}{BSS<2:0> = x01 4K} & \multicolumn{2}{|l|}{BSS \(<2: 0>=x 00 \quad 8 \mathrm{~K}\)} \\
\hline \[
\begin{gathered}
S S S<2: 0>=x 11 \\
0 K
\end{gathered}
\] & VS \(=256 \mathrm{IW}\)

GS \(=21760 \mathrm{IW}\) & 0x000000h \(0 \times 0001 \mathrm{FEh}\) \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\) \(0 \times 003\) FFEh 0x007FFEh \(0 \times 008000 \mathrm{~h}\)
\(0 \times 00 A B F E h\) 0x0157FEh & \[
\begin{aligned}
& \mathrm{VS}=256 \mathrm{IW} \\
& \hline \mathrm{BS}=768 \mathrm{IW}
\end{aligned}
\]
\[
\text { GS = } 20992 \mathrm{IW}
\] & \begin{tabular}{l}
0x000000h \\
\(0 \times 0001\) FEh \\
\(0 \times 000200 \mathrm{~h}\) \\
\(0 \times 000800 \mathrm{~h}\) \\
\(0 \times 001\) FFEh \\
\(0 \times 002000 \mathrm{~h}\) \\
\(0 \times 003 F F E h\) \\
\(0 \times 004000 \mathrm{~h}\)
\(0 \times 007 F F E h\) \\
\(0 \times 008000 \mathrm{~h}\) \\
0x00ABFEh \\
0x0157FEh
\end{tabular} & \(\mathrm{VS}=256 \mathrm{IW}\)
\(\mathrm{BS}=3840 \mathrm{IW}\)

\(\mathrm{GS}=17920 \mathrm{IW}\) & \begin{tabular}{l}
0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) 0x001FFEh Ox002000h
\(0 \times 003 F F E h\) \(0 \times 004000 \mathrm{~h}\) \(0 \times 007\) FFEh 0x00ABFEh \\
0x0157FEh
\end{tabular} & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=7936 \mathrm{IW}\) \\
\(\mathrm{GS}=13824 \mathrm{IW}\)
\end{tabular} & \begin{tabular}{l}
0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001\) FFEh Ox002000h
\(0 \times 003 F F E h\) \(0 \times 004000 \mathrm{~h}\) 0x007FFEh \(0 \times 008000 \mathrm{~h}\) 0x00ABFEh \\
0x0157FEh
\end{tabular} \\
\hline \[
\begin{gathered}
S S S<2: 0>=x 10 \\
4 K
\end{gathered}
\] & VS \(=256 \mathrm{IW}\)
\(\mathrm{SS}=3840 \mathrm{IW}\)

GS \(=17920 \mathrm{IW}\) & 0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) 00000800 h \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\)
\(0 \times 003 F F E h\) \(0 \times 004000 \mathrm{~h}\) \(0 \times 007 \mathrm{FFEh}\)
\(0 \times 008000 \mathrm{~h}\) 0x00ABFEh 0x0157FEh & \[
\begin{gathered}
\mathrm{VS}=256 \mathrm{IW} \\
\hline \mathrm{BS}=768 \mathrm{IW} \\
\hline \mathrm{SS}=3072 \mathrm{IW}
\end{gathered}
\]
\[
\text { GS = } 17920 \mathrm{IW}
\] & \begin{tabular}{l}
\(0 \times 000000 \mathrm{~h}\) 0x0001FEh \(0 \times 000200 \mathrm{~h}\)
\(0 \times 0007 \mathrm{FEh}\) \(0 \times 000800 \mathrm{~h}\)
\(0 \times 001 F F E h\) \(0 \times 002000 \mathrm{~h}\) \(0 \times 003\) FFEh \(0 \times 04000 \mathrm{~h}\) \(0 \times 008000 \mathrm{~h}\) 0x00ABFEh \\
0x0157FEh
\end{tabular} & \(\mathrm{VS}=256 \mathrm{IW}\)
\(\mathrm{BS}=3840 \mathrm{IW}\)

\(\mathrm{GS}=17920 \mathrm{IW}\) & \(0 \times 000000 \mathrm{~h}\) \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001 \mathrm{FFEh}\) \(0 \times 003\) FFEh \(0 \times 004000 \mathrm{~h}\) \(0 \times 007 F F E \mathrm{~F}\)
\(0 \times 008000 \mathrm{~h}\) 0x00ABFEh 0x0157FEh & VS \(=256 \mathrm{IW}\)
\(\mathrm{BS}=7936 \mathrm{IW}\)
\(\mathrm{GS}=13824 \mathrm{IW}\) & 0x000000h \(0 \times 0001 \mathrm{FEh}\) \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001\) FFEh 0x002000h Ox003FFEh 0x007FFEh 0x008000h 0x0157FEh \\
\hline \[
\begin{gathered}
S S S<2: 0>=x 01 \\
8 K
\end{gathered}
\] & VS \(=256 \mathrm{IW}\)

SS \(=7936 \mathrm{IW}\)
\(\mathrm{GS}=13824 \mathrm{IW}\) & \begin{tabular}{l}
0x000000h 0x0001FEh 0x000200h 0x0007FEh \(0 \times 000800 \mathrm{~h}\) \(0 \times 002000 \mathrm{~h}\) 0x003FFEh Ox007FFEh 0x008000h 0x00ABFEh \\
0x0157FEh
\end{tabular} & \begin{tabular}{c} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=768 \mathrm{IW}\) \\
\(\mathrm{SS}=7168 \mathrm{IW}\) \\
\(\mathrm{GS}=13824 \mathrm{IW}\)
\end{tabular} & \begin{tabular}{l}
0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 0007\) FEh \(0 \times 000800 \mathrm{~h}\)
\(0 \times 001 \mathrm{FFEh}\) \(0 \times 002000 \mathrm{~h}\) \(0 \times 003 F F E h\) \(0 \times 007 \mathrm{FFE}\) 0x008000h 0x00ABFEh \\
0x0157FEh
\end{tabular} & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=3840 \mathrm{IW}\) \\
\hline \(\mathrm{SS}=4096 \mathrm{IW}\) \\
\(\mathrm{GS}=13824 \mathrm{IW}\)
\end{tabular} & \begin{tabular}{l}
0x000000h 0x0001FEh 0x000200h \(0 \times 0007 \mathrm{FE}\) h \(0 \times 000800 \mathrm{~h}\)
\(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\) 0x003FFEh \(0 \times 004000 \mathrm{~h}\)
\(0 \times 007 \mathrm{FFEh}\) \(0 \times 008000 \mathrm{~h}\) 0x00ABFEh \\
0x0157FEh
\end{tabular} & VS \(=256 \mathrm{IW}\)
\(\mathrm{BS}=7936 \mathrm{IW}\)
\(\mathrm{GS}=13824 \mathrm{IW}\) & \begin{tabular}{l}
0x000000h 0x0001FEh 0x000200h 0x0007FEh 0x000800h \(0 \times 002000 h\) 0x003FFEh \(0 \times 004000 \mathrm{~h}\) 0x007FFEh \(0 \times 00 A B F E h\) \\
0x0157FEh
\end{tabular} \\
\hline \[
\begin{gathered}
S S S<2: 0>=x 00 \\
16 K
\end{gathered}
\] & VS \(=256 \mathrm{IW}\)


SS \(=16128 \mathrm{IW}\)
GS \(=5632 \mathrm{IW}\) & 0x000000h 0x0001FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\) \(0 \times 003 F F E h\) \(0 \times 007 \mathrm{FFE}\) \(0 \times 008000 \mathrm{~h}\)
\(0 \times 00 \mathrm{ABFEh}\) 0x00ABFEh 0x0157FEh & \begin{tabular}{c} 
VS \(=256 \mathrm{IW}\) \\
\hline BS \(=768 \mathrm{IW}\) \\
\\
SS \(=15360 \mathrm{IW}\) \\
\hline \(\mathrm{GS}=5632 \mathrm{IW}\)
\end{tabular} & \(0 \times 000000 \mathrm{~h}\) \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\)
\(0 \times 003 F F E h\) \(0 \times 004000 \mathrm{~h}\) 0x007FFEh 0x00ABFEh 0x0157FEh & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=3840 \mathrm{IW}\) \\
\hline \(\mathrm{SS}=12288 \mathrm{IW}\) \\
\hline \(\mathrm{GS}=5632 \mathrm{IW}\)
\end{tabular} & 0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) 0x001FFEh \(0 \times 02000 \mathrm{~h}\) Ox003FFEh 0x007FFEh \(0 \times 008000 \mathrm{~h}\)
\(0 \times 00 A B F E h\) 0x0157FEh & \[
\begin{aligned}
& \mathrm{VS}=256 \mathrm{IW} \\
& \hline \mathrm{BS}=7936 \mathrm{IW} \\
& \hline \text { SS }=8192 \mathrm{IW} \\
& \hline \text { GS }=5632 \mathrm{IW}
\end{aligned}
\] & 0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\)
\(0 \times 003 F F E h\) 0x004000h \(0 \times 007\) FFEh 0x00ABFEh 0x0157FEh \\
\hline
\end{tabular}
TABLE 25-5: CODE FLASH SECURITY SEGMENT SIZES FOR 128 KB DEVICES
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline CONFIG BITS & \multicolumn{2}{|l|}{BSS \(<2: 0>=\times 11\) OK} & \multicolumn{2}{|l|}{BSS<2:0> = x10 1K} & \multicolumn{2}{|l|}{BSS \(<2: 0>=x 014 \mathrm{~K}\)} & \multicolumn{2}{|l|}{BSS \(<2: 0>=x 008 \mathrm{~K}\)} \\
\hline \begin{tabular}{l}
SSS<2:0> = x11 \\
OK
\end{tabular} & VS \(=256 \mathrm{IW}\)

GS \(=43776 \mathrm{IW}\) & 0x000000h \(0 \times 0001\) FEh Ox000200h
\(0 \times 0007 F E h\) \(0 \times 000800 \mathrm{~h}\) \(0 \times 0015 \mathrm{~F}=\mathrm{h}\) \(0 \times 003\) FFEh \(0 \times 004000 \mathrm{~h}\) \(0 \times 008000 \mathrm{~h}\) Ox00FFFEh
\(0 \times 010000 \mathrm{~h}\) 0x0157FEh & \begin{tabular}{c}
\(V S=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=768 \mathrm{IW}\) \\
\\
\\
GS \(=43008 \mathrm{IW}\)
\end{tabular} &  & \(\mathrm{VS}=256 \mathrm{IW}\)
\(\mathrm{BS}=3840 \mathrm{IW}\)

\(\mathrm{GS}=39936 \mathrm{IW}\) & \(0 \times 000000 \mathrm{~h}\)
\(0 \times 0001 \mathrm{FEh}\)
\(0 \times 00200 \mathrm{~h}\)
\(0 \times 007 \mathrm{FEh}\)
\(0 \times 000800 \mathrm{~h}\)
\(0 \times 001 \mathrm{FFEh}\)
\(0 \times 02000 \mathrm{~h}\)
\(0 \times 003 \mathrm{FFEh}\)
\(0 \times 004000 \mathrm{~h}\)
\(0 \times 07 \mathrm{FFEh}\)
\(0 \times 00800 \mathrm{~F}\)
\(0 \times 0\) FFFFh
\(0 \times 010000 \mathrm{~h}\)
\(0 \times 0157 \mathrm{FEh}\) & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=7936 \mathrm{IW}\) \\
\\
GS \(=35840 \mathrm{IW}\)
\end{tabular} & 0x000000h \(0 \times 00015\) Eh \(0 \times 00075 \mathrm{Eh}\) \(0 \times 001\) FEh \(0 \times 003\) FFE \(0 \times 0075 \mathrm{FE}\) h \(0 \times 00\) FFFEh
\(0 \times 010000 \mathrm{~h}\) 0x0157FEh \\
\hline \begin{tabular}{l}
\[
S S S<2: 0>=x 10
\] \\
4K
\end{tabular} & VS \(=256 \mathrm{IW}\)
\(\mathrm{SS}=3840 \mathrm{IW}\)

GS \(=39936 \mathrm{IW}\) & 0x000000h \(0 \times 0001\) FEh 0x000200h \(0 \times 0007\) FEh \(0 \times 000800 \mathrm{n}\) \(0 \times 002000 \mathrm{~h}\) \(0 \times 03 F F E h\) \(0 \times 007 \mathrm{FFEh}\) \(0 \times 008000 \mathrm{~h}\) 0x00ABFEh 0x0157FEh & \begin{tabular}{c} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=768 \mathrm{IW}\) \\
\hline \(\mathrm{SS}=3072 \mathrm{IW}\) \\
\\
\\
GS \(=39936 \mathrm{IW}\)
\end{tabular} & \begin{tabular}{l}
0x000000h \(0 \times 0001\) FEh 0x000200h 0x0007FEh
\(0 \times 00800 \mathrm{~h}\) Ox001FFEh
\(0 \times 002000 h\) \(0 \times 003\) FFEh \(0 \times 004000 \mathrm{~h}\)
\(0 \times 007 \mathrm{FFEh}\) \(0 \times 007 F F h\)
\(0 \times 08000 h\) 0x00ABFEh \\
0x0157FEh
\end{tabular} & \(\mathrm{VS}=256 \mathrm{IW}\)
\(\mathrm{BS}=3840 \mathrm{IW}\)

\(\mathrm{GS}=39936 \mathrm{IW}\) &  & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=7936 \mathrm{IW}\) \\
\\
GS \(=35840 \mathrm{IW}\)
\end{tabular} & 0x000000h \(0 \times 0001 F E h\)
\(0 \times 000200 h\) 8x0007FEh \(0 \times 001 F F E h\)
\(0 \times 02000 h\) \(0 \times 003\) FFE \(0 \times 004000 \mathrm{~h}\) Ox007FFEh
\(0 \times 008000 \mathrm{~h}\) 0x00ABFEh 0x0157FEh \\
\hline \[
\begin{gathered}
S S S<2: 0>=x 01 \\
8 K
\end{gathered}
\] & VS \(=256 \mathrm{IW}\)
SS \(=7936 \mathrm{IW}\)

\(\mathrm{GS}=35840 \mathrm{IW}\) & 0x000000h \(0 \times 0001 \mathrm{FEh}\)
\(0 \times 000200 \mathrm{~h}\) \(0 \times 0007 \mathrm{FE}\)
\(0 \times 008800 h\) \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\)
\(0 \times 003 F F E h\) \(0 \times 004000 \mathrm{~h}\) Ox007FFEh \(0 \times 00 F F F E h\) 0x010000h 0x0157FEh & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=768 \mathrm{IW}\) \\
\(\mathrm{SS}=7168 \mathrm{IW}\) \\
\\
\(\mathrm{GS}=35840 \mathrm{IW}\)
\end{tabular} & 0x000000h \(0 \times 0001\) FEh \(0 \times 000200 \mathrm{~h}\) 0x0007FEh \(0 \times 001\) FFEh \(0 \times 002000 \mathrm{~h}\) \(0 \times 003 F F E h\)
\(0 \times 004000 h\) \(0 \times 007 \mathrm{FFEh}\) 0x008000h Ox00FFFEh
\(0 \times 010000 \mathrm{~h}\) 0x0157FEh & \begin{tabular}{c}
\(\mathrm{VS}=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=3840 \mathrm{IW}\) \\
\hline \(\mathrm{SS}=4096 \mathrm{IW}\) \\
\\
\(\mathrm{GS}=35840 \mathrm{IW}\)
\end{tabular} &  & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=7936 \mathrm{IW}\) \\
\\
GS \(=35840 \mathrm{IW}\)
\end{tabular} & \(0 \times 000000 \mathrm{~h}\) \(0 \times 0001\) FEh 0x000200h \(0 \times 0007 \mathrm{FE}\) \(0 \times 000800 \mathrm{~h}\)
\(0 \times 001 \mathrm{FFEh}\) \(0 \times 002000 \mathrm{~h}\) 0x003FFEh \(0 \times 004000 \mathrm{~h}\) \(0 \times 007\) FFEh \(0 \times 00 \mathrm{FFFEh}\) 0x010000h 0x0157FEh \\
\hline \[
\begin{gathered}
S S S<2: 0>=x 00 \\
16 K
\end{gathered}
\] & VS \(=256 \mathrm{IW}\)

\(S S=16128 \mathrm{IW}\)
\(\mathrm{GS}=27648 \mathrm{IW}\) & 0x000000h \(0 \times 0001\) FEh 0x000200h \(0 \times 0007 \mathrm{FEh}\)
\(0 \times 000800 \mathrm{~h}\) \(0 \times 01\) FFEh \(0 \times 003 F F E \mathrm{~h}\) 0x004000h \(0 \times 007 F F E \mathrm{~h}\) \(0 \times 00 F F F\)
\(8 \times 010000 h\) 0x0157FEh & \begin{tabular}{c}
\(V S=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=768 \mathrm{IW}\) \\
\\
\(\mathrm{SS}=15360 \mathrm{IW}\) \\
\(\mathrm{GS}=27648 \mathrm{IW}\)
\end{tabular} & 0x000000h \(0 \times 0001 \mathrm{FEh}\)
\(0 \times 000200 h\) \(0 \times 0007 \mathrm{FE}\)
\(0 \times 000800 \mathrm{~h}\)
0 \(0 \times 001\) FFEh \(0 \times 003\) FFEh \(0 \times 004000 \mathrm{~h}\) \(0 \times 007 F F E h\)
\(0 \times 008000 h\) \(0 \times 00 F 5 F E h\)
\(0 \times 010000 h\) 0x0157FEh & \(\mathrm{VS}=256 \mathrm{IW}\)
\(\mathrm{BS}=3840 \mathrm{IW}\)
\(\mathrm{SS}=12288 \mathrm{IW}\)
\(\mathrm{GS}=27648 \mathrm{IW}\) & \(0 \times 000000 \mathrm{~h}\)
\(0 \times 0001 \mathrm{FEh}\)
\(0 \times 00200 \mathrm{~h}\)
\(0 \times 0007 \mathrm{FEh}\)
\(0 \times 00080 \mathrm{~h}\)
\(0 \times 001 \mathrm{FF} \mathrm{h}\)
\(0 \times 02000 \mathrm{~h}\)
\(0 \times 003 \mathrm{FFFh}\)
\(0 \times 004000 \mathrm{~h}\)
\(0 \times 007 \mathrm{FFEh}\)
\(0 \times 00800 \mathrm{~h}\)
\(0 \times 0 \mathrm{FFFEh}\)
\(0 \times 010000 \mathrm{~h}\)
\(0 \times 0157 \mathrm{FEh}\) & \begin{tabular}{l} 
VS \(=256 \mathrm{IW}\) \\
\hline \(\mathrm{BS}=7936 \mathrm{IW}\) \\
\hline \(\mathrm{SS}=8192 \mathrm{IW}\) \\
\hline \(\mathrm{GS}=27648 \mathrm{IW}\)
\end{tabular} & 0x000000h \(0 \times 0001\) FEh \(0 \times 0007 \mathrm{FE}\)
\(0 \times 000800 \mathrm{~h}\) \(0 \times 01\) FFEh \(0 \times 003 F F E \mathrm{~h}\) \(0 \times 004000 \mathrm{~h}\) 0x007FFEh \(0 \times 00 F F E=\)
\(8000000 h\) 0x0157FEh \\
\hline
\end{tabular}

\subsection*{26.0 INSTRUCTION SET SUMMARY}

Note: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual sections.

The PIC24H instruction set is identical to the PIC24F, and is a subset of the dsPIC30F/33F instruction set.
Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.
Each single-word instruction is a 24 -bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:
- Word or byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions.
The PIC24H instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.
Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:
- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier
However, word or byte-oriented file register instructions have two operands:
- The file register specified by the value ' \(f\) '
- The destination, which could either be the file register ' \(f\) ' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:
- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or ' \(f\) ')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register ' Wb ')
The literal instructions that involve data movement may use some of the following operands:
- A literal value to be loaded into a W register or file register (specified by the value of ' \(k\) ')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or ' \(f\) ')
However, literal instructions that involve arithmetic or logical operations use some of the following operands:
- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier
The control instructions may use some of the following operands:
- A program memory address
- The mode of the table read and table write instructions
All instructions are a single word, except for certain double word instructions, which were made double word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are ' 0 's. If this second word is executed as an instruction (by itself), it will execute as a NOP.
Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or double word instruction. Moreover, double word moves require two cycles. The double word instructions execute in two instruction cycles.

Note: For more details on the instruction set, refer to the "16-bit MCU and DSC Programmer's Reference Manual"
(DS70157).

TABLE 26-1: SYMBOLS USED IN OPCODE DESCRIPTIONS
\begin{tabular}{|c|c|}
\hline Field & Description \\
\hline \#text & Means literal defined by "text" \\
\hline (text) & Means "content of text" \\
\hline [text] & Means "the location addressed by text" \\
\hline \{ \} & Optional field or operation \\
\hline <n:m> & Register bit field \\
\hline .b & Byte mode selection \\
\hline .d & Double Word mode selection \\
\hline . S & Shadow register select \\
\hline .w & Word mode selection (default) \\
\hline bit4 & 4-bit bit selection field (used in word addressed instructions) \(\in\{0 . . .15\}\) \\
\hline C, DC, N, OV, Z & MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero \\
\hline Expr & Absolute address, label or expression (resolved by the linker) \\
\hline f & File register address \(\in\{0 \times 0000 \ldots 0 \times 1 \mathrm{FFF}\}\) \\
\hline lit1 & 1-bit unsigned literal \(\in\{0,1\}\) \\
\hline lit4 & 4-bit unsigned literal \(\in\{0 . .15\}\) \\
\hline lit5 & 5 -bit unsigned literal \(\in\{0 . .31\}\) \\
\hline lit8 & 8 -bit unsigned literal \(\in\{0 . . .255\}\) \\
\hline lit10 & 10-bit unsigned literal \(\in\{0 \ldots 255\}\) for Byte mode, \(\{0: 1023\}\) for Word mode \\
\hline lit14 & 14-bit unsigned literal \(\in\{0 \ldots 16384\}\) \\
\hline lit16 & 16 -bit unsigned literal \(\in\{0 \ldots . .65535\}\) \\
\hline lit23 & 23-bit unsigned literal \(\in\{0 \ldots . .8388608\}\); LSB must be ' 0 ' \\
\hline None & Field does not require an entry, may be blank \\
\hline PC & Program Counter \\
\hline Slit10 & 10-bit signed literal \(\in\{-512 \ldots . .511\}\) \\
\hline Slit16 & 16-bit signed literal \(\in\{-32768 \ldots 32767\}\) \\
\hline Slit6 & 6 -bit signed literal \(\in\{-16 . .16\}\) \\
\hline Wb & Base W register \(\in\{\) W0..W15\} \\
\hline Wd & Destination W register \(\in\left\{\begin{array}{l}\text { Wd, [Wd], [Wd++], [Wd--], [++Wd], [-Wd] \} }\end{array}\right.\) \\
\hline Wdo & \begin{tabular}{l}
Destination W register \(\in\) \\
\{ Wnd, [Wnd], [Wnd++], [Wnd---], [++Wnd], [--Wnd], [Wnd+Wb] \}
\end{tabular} \\
\hline Wm, Wn & Dividend, Divisor working register pair (direct addressing) \\
\hline Wm*Wm & Multiplicand and Multiplier working register pair for Square instructions \(\in\)
\[
\{\text { W4 * W4,W5 * W5,W6 * W6,W7 * W7\} }
\] \\
\hline Wn & One of 16 working registers \(\in\{\) [W0..W15\} \\
\hline Wnd & One of 16 destination working registers \(\in\{\) W0...W15\} \\
\hline Wns & One of 16 source working registers \(\in\{\) W0...W15\} \\
\hline WREG & W0 (working register used in file register instructions) \\
\hline Ws & Source W register \(\in\{\) Ws, [Ws], [Ws++], [Ws--], [++Ws], [-Ws] \} \\
\hline Wso & \begin{tabular}{l}
Source W register \(\in\) \\
\{ Wns, [Wns], [Wns++], [Wns---], [++Wns], [--Wns], [Wns+Wb] \}
\end{tabular} \\
\hline
\end{tabular}

TABLE 26-2: INSTRUCTION SET OVERVIEW
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Base Instr \# & Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{5}{*}{1} & \multirow[t]{5}{*}{ADD} & ADD & f & \(\mathrm{f}=\mathrm{f}+\) WREG & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADD & f, WREG & WREG = \(\mathrm{f}+\mathrm{WREG}\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADD & \#lit10, Wn & Wd \(=\) lit10 + Wd & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADD & Wb, Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADD & Wb, \#lit5, Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit} 5\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{5}{*}{2} & \multirow[t]{5}{*}{ADDC} & ADDC & f & \(\mathrm{f}=\mathrm{f}+\mathrm{WREG}+(\mathrm{C})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADDC & f,WREG & WREG = f + WREG + (C) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADDC & \#lit10,Wn & Wd \(=\) lit10 + Wd + (C) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADDC & Wb, Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{Ws}+(\mathrm{C})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & ADDC & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}+\mathrm{lit5}+(\mathrm{C})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{5}{*}{3} & \multirow[t]{5}{*}{AND} & AND & f & \(\mathrm{f}=\mathrm{f}\). AND. WREG & 1 & 1 & N,Z \\
\hline & & AND & f,WREG & WREG = f.AND. WREG & 1 & 1 & N,Z \\
\hline & & AND & \#lit10,Wn & Wd = lit10.AND. Wd & 1 & 1 & N,Z \\
\hline & & AND & W. , Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb}\). AND. Ws & 1 & 1 & N,Z \\
\hline & & AND & Wb, \#lit5, Wd & Wd = Wb .AND. lit5 & 1 & 1 & N,Z \\
\hline \multirow[t]{5}{*}{4} & \multirow[t]{5}{*}{ASR} & ASR & f & \(\mathrm{f}=\) Arithmetic Right Shift f & 1 & 1 & C,N,OV,Z \\
\hline & & ASR & f,WREG & WREG = Arithmetic Right Shift f & 1 & 1 & C,N,OV,Z \\
\hline & & ASR & Ws,wd & Wd = Arithmetic Right Shift Ws & 1 & 1 & C,N,OV,Z \\
\hline & & ASR & W. , Wns, Whd & Wnd = Arithmetic Right Shift Wb by Wns & 1 & 1 & N,Z \\
\hline & & ASR & Wb, \#lit5, Wnd & Wnd = Arithmetic Right Shift Wb by lit5 & 1 & 1 & N,Z \\
\hline \multirow[t]{2}{*}{5} & \multirow[t]{2}{*}{BCLR} & BCLR & f, \#bit4 & Bit Clear f & 1 & 1 & None \\
\hline & & BCLR & Ws, \#bit4 & Bit Clear Ws & 1 & 1 & None \\
\hline \multirow[t]{16}{*}{6} & \multirow[t]{16}{*}{BRA} & BRA & C, Expr & Branch if Carry & 1 & 1 (2) & None \\
\hline & & BRA & GE, Expr & Branch if greater than or equal & 1 & 1 (2) & None \\
\hline & & BRA & GEU, Expr & Branch if unsigned greater than or equal & 1 & 1 (2) & None \\
\hline & & BRA & GT, Expr & Branch if greater than & 1 & 1 (2) & None \\
\hline & & BRA & GTU, Expr & Branch if unsigned greater than & 1 & 1 (2) & None \\
\hline & & BRA & LE, Expr & Branch if less than or equal & 1 & 1 (2) & None \\
\hline & & BRA & LEU, Expr & Branch if unsigned less than or equal & 1 & 1 (2) & None \\
\hline & & BRA & LT, Expr & Branch if less than & 1 & 1 (2) & None \\
\hline & & BRA & LTU, Expr & Branch if unsigned less than & 1 & 1 (2) & None \\
\hline & & BRA & N, Expr & Branch if Negative & 1 & 1 (2) & None \\
\hline & & BRA & NC, Expr & Branch if Not Carry & 1 & 1 (2) & None \\
\hline & & BRA & nN, Expr & Branch if Not Negative & 1 & 1 (2) & None \\
\hline & & BRA & NZ, Expr & Branch if Not Zero & 1 & 1 (2) & None \\
\hline & & BRA & Expr & Branch Unconditionally & 1 & 2 & None \\
\hline & & BRA & Z, Expr & Branch if Zero & 1 & 1 (2) & None \\
\hline & & BRA & Wn & Computed Branch & 1 & 2 & None \\
\hline \multirow[t]{2}{*}{7} & \multirow[t]{2}{*}{BSET} & BSET & f, \#bit4 & Bit Set f & 1 & 1 & None \\
\hline & & BSET & Ws, \#bit4 & Bit Set Ws & 1 & 1 & None \\
\hline \multirow[t]{2}{*}{8} & \multirow[t]{2}{*}{BSW} & BSW. C & Ws, Wb & Write C bit to Ws<Wb> & 1 & 1 & None \\
\hline & & BSW. z & Ws, Wb & Write Z bit to Ws<Wb> & 1 & 1 & None \\
\hline \multirow[t]{2}{*}{9} & \multirow[t]{2}{*}{BTG} & BTG & f, \#bit4 & Bit Toggle f & 1 & 1 & None \\
\hline & & BTG & Ws, \#bit4 & Bit Toggle Ws & 1 & 1 & None \\
\hline \multirow[t]{2}{*}{10} & \multirow[t]{2}{*}{BTSC} & BTSC & f,\#bit4 & Bit Test f , Skip if Clear & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline & & BTSC & Ws, \#bit4 & Bit Test Ws, Skip if Clear & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline \multirow[t]{2}{*}{11} & \multirow[t]{2}{*}{BTSS} & BTSS & f,\#bit4 & Bit Test f, Skip if Set & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3) \\
\hline
\end{gathered}
\] & None \\
\hline & & BTSS & Ws, \#bit4 & Bit Test Ws, Skip if Set & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline
\end{tabular}

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Base Instr \# & Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{5}{*}{12} & \multirow[t]{5}{*}{BTST} & BTST & f, \#bit4 & Bit Test f & 1 & 1 & Z \\
\hline & & BTST.C & Ws, \#bit4 & Bit Test Ws to C & 1 & 1 & C \\
\hline & & BTST. 2 & Ws, \#bit4 & Bit Test Ws to Z & 1 & 1 & Z \\
\hline & & BTST.C & Ws, Wb & Bit Test Ws<Wb> to C & 1 & 1 & C \\
\hline & & BTST.z & Ws, Wb & Bit Test Ws<Wb> to Z & 1 & 1 & Z \\
\hline \multirow[t]{3}{*}{13} & \multirow[t]{3}{*}{BTSTS} & BTSTS & f, \#bit4 & Bit Test then Set f & 1 & 1 & Z \\
\hline & & BTSTS.C & Ws, \#bit4 & Bit Test Ws to C, then Set & 1 & 1 & C \\
\hline & & BTSTS.z & Ws,\#bit4 & Bit Test Ws to Z, then Set & 1 & 1 & Z \\
\hline \multirow[t]{2}{*}{14} & \multirow[t]{2}{*}{CALL} & CALL & lit23 & Call subroutine & 2 & 2 & None \\
\hline & & CALL & Wn & Call indirect subroutine & 1 & 2 & None \\
\hline \multirow[t]{3}{*}{15} & \multirow[t]{3}{*}{CLR} & CLR & f & \(\mathrm{f}=0 \times 0000\) & 1 & 1 & None \\
\hline & & CLR & WREG & WREG \(=0 \times 0000\) & 1 & 1 & None \\
\hline & & CLR & Ws & Ws = 0x0000 & 1 & 1 & None \\
\hline 16 & CLRWDT & CLRWDT & & Clear Watchdog Timer & 1 & 1 & WDTO,Sleep \\
\hline \multirow[t]{3}{*}{17} & \multirow[t]{3}{*}{COM} & COM & f & \(\mathrm{f}=\overline{\mathrm{f}}\) & 1 & 1 & N,Z \\
\hline & & COM & f,WREG & WREG = \(\bar{f}\) & 1 & 1 & N,Z \\
\hline & & COM & Ws, Wd & \(\mathrm{Wd}=\overline{\mathrm{Ws}}\) & 1 & 1 & N,Z \\
\hline \multirow[t]{3}{*}{18} & \multirow[t]{3}{*}{CP} & CP & f & Compare f with WREG & 1 & 1 & C,DC,N,OV,Z \\
\hline & & CP & Wb, \#lit5 & Compare Wb with lit5 & 1 & 1 & C,DC,N,OV,Z \\
\hline & & CP & Wb, Ws & Compare Wb with Ws (Wb - Ws) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{2}{*}{19} & \multirow[t]{2}{*}{CPO} & CP0 & f & Compare f with 0x0000 & 1 & 1 & C,DC,N,OV,Z \\
\hline & & CPO & Ws & Compare Ws with 0x0000 & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{3}{*}{20} & \multirow[t]{3}{*}{CPB} & CPB & f & Compare f with WREG, with Borrow & 1 & 1 & C,DC,N,OV,Z \\
\hline & & CPB & Wb, \#lit5 & Compare Wb with lit5, with Borrow & 1 & 1 & C,DC,N,OV,Z \\
\hline & & CPB & Wb, Ws & Compare Wb with Ws, with Borrow
\[
(\mathrm{Wb}-\mathrm{Ws}-\overline{\mathrm{C}})
\] & 1 & 1 & C,DC,N,OV,Z \\
\hline 21 & CPSEQ & CPSEQ & Wb, Wn & Compare Wb with Wn, skip if = & 1 & \[
\begin{array}{c|}
\hline 1 \\
(2 \text { or } 3)
\end{array}
\] & None \\
\hline 22 & CPSGT & CPSGT & Wb, Wn & Compare Wb with Wn, skip if > & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3) \\
\hline
\end{gathered}
\] & None \\
\hline 23 & CPSLT & CPSLT & Wb, Wn & Compare Wb with Wn, skip if < & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline 24 & CPSNE & CPSNE & Wb, Wn & Compare Wb with Wn, skip if \(\neq\) & 1 & \[
\begin{gathered}
1 \\
(2 \text { or } 3)
\end{gathered}
\] & None \\
\hline 25 & DAW & DAW & Wn & Wn = decimal adjust W n & 1 & 1 & C \\
\hline \multirow[t]{3}{*}{26} & \multirow[t]{3}{*}{DEC} & DEC & f & \(\mathrm{f}=\mathrm{f}-1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & DEC & f,WREG & WREG \(=\mathrm{f}-1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & DEC & Ws, Wd & \(\mathrm{Wd}=\mathrm{Ws}-1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{3}{*}{27} & \multirow[t]{3}{*}{DEC2} & DEC2 & f & \(\mathrm{f}=\mathrm{f}-2\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & DEC2 & f,WREG & WREG = \(\mathrm{f}-2\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & DEC2 & Ws, Wd & \(\mathrm{Wd}=\mathrm{Ws}-2\) & 1 & 1 & C,DC,N,OV,Z \\
\hline 28 & DISI & DISI & \#lit14 & Disable Interrupts for k instruction cycles & 1 & 1 & None \\
\hline \multirow[t]{4}{*}{29} & \multirow[t]{4}{*}{DIV} & DIV.S & Wm, Wn & Signed 16/16-bit Integer Divide & 1 & 18 & N,Z,C,OV \\
\hline & & DIV.SD & Wm, Wn & Signed 32/16-bit Integer Divide & 1 & 18 & N,Z,C,OV \\
\hline & & DIV.U & Wm, Wn & Unsigned 16/16-bit Integer Divide & 1 & 18 & N,Z,C,OV \\
\hline & & DIV.UD & Wm, Wn & Unsigned 32/16-bit Integer Divide & 1 & 18 & N,Z,C,OV \\
\hline 30 & EXCH & EXCH & Wns, Wnd & Swap Wns with Wnd & 1 & 1 & None \\
\hline 31 & FBCL & FBCL & Ws, Wnd & Find Bit Change from Left (MSb) Side & 1 & 1 & C \\
\hline 32 & FF1L & FF1L & Ws, Wnd & Find First One from Left (MSb) Side & 1 & 1 & C \\
\hline 33 & FF1R & FF1R & Ws, Wnd & Find First One from Right (LSb) Side & 1 & 1 & C \\
\hline \multirow[t]{2}{*}{34} & \multirow[t]{2}{*}{GOTO} & GOTO & Expr & Go to address & 2 & 2 & None \\
\hline & & GOTO & Wn & Go to indirect & 1 & 2 & None \\
\hline
\end{tabular}

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Base Instr \# & Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{3}{*}{35} & \multirow[t]{3}{*}{INC} & INC & f & \(\mathrm{f}=\mathrm{f}+1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & INC & f,WREG & WREG = \(\mathrm{f}+1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & INC & Ws,wd & \(\mathrm{Wd}=\mathrm{Ws}+1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{3}{*}{36} & \multirow[t]{3}{*}{INC2} & INC2 & f & \(\mathrm{f}=\mathrm{f}+2\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & INC2 & f, WREG & WREG = \(\mathrm{f}+2\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & INC2 & Ws,Wd & \(\mathrm{Wd}=\mathrm{Ws}+2\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{5}{*}{37} & \multirow[t]{5}{*}{IOR} & IOR & f & \(\mathrm{f}=\mathrm{f}\). IOR. WREG & 1 & 1 & N,Z \\
\hline & & IOR & f,WREG & WREG = f.IOR. WREG & 1 & 1 & N,Z \\
\hline & & IOR & \#lit10,Wn & \(\mathrm{Wd}=\) lit10 .IOR. Wd & 1 & 1 & N,Z \\
\hline & & IOR & Wb,Ws,Wd & Wd = Wb .IOR. Ws & 1 & 1 & N,Z \\
\hline & & IOR & Wb, \#lit5, Wd & Wd = Wb .IOR. lit5 & 1 & 1 & N,Z \\
\hline 38 & LNK & LNK & \#lit14 & Link Frame Pointer & 1 & 1 & None \\
\hline \multirow[t]{5}{*}{39} & \multirow[t]{5}{*}{LSR} & LSR & f & \(\mathrm{f}=\) Logical Right Shift f & 1 & 1 & C,N,OV,Z \\
\hline & & LSR & f,WREG & WREG = Logical Right Shift f & 1 & 1 & C,N,OV,Z \\
\hline & & LSR & Ws,Wd & Wd = Logical Right Shift Ws & 1 & 1 & C,N,OV,Z \\
\hline & & LSR & Wb, Wns, Wnd & Wnd = Logical Right Shift Wb by Wns & 1 & 1 & N,Z \\
\hline & & LSR & Wb, \#lit5,Wnd & Wnd = Logical Right Shift Wb by lit5 & 1 & 1 & N,Z \\
\hline \multirow[t]{10}{*}{40} & \multirow[t]{10}{*}{MOV} & MOV & f, Wn & Move f to Wn & 1 & 1 & None \\
\hline & & MOV & f & Move f to f & 1 & 1 & None \\
\hline & & MOV & f,WREG & Move f to WREG & 1 & 1 & N,Z \\
\hline & & MOV & \#lit16,Wn & Move 16-bit literal to Wn & 1 & 1 & None \\
\hline & & MOV.b & \#lit8,Wn & Move 8-bit literal to Wn & 1 & 1 & None \\
\hline & & Mov & Wn, f & Move Wn to f & 1 & 1 & None \\
\hline & & MOV & Wso, Wdo & Move Ws to Wd & 1 & 1 & None \\
\hline & & MOV & WREG, f & Move WREG to f & 1 & 1 & None \\
\hline & & MOV. D & Wns, Wd & Move Double from W(ns):W(ns + 1) to Wd & 1 & 2 & None \\
\hline & & MOV.D & Ws, Wnd & Move Double from Ws to W(nd + 1):W(nd) & 1 & 2 & None \\
\hline \multirow[t]{7}{*}{41} & \multirow[t]{7}{*}{MUL} & MUL.SS & Wb,Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{signed}(\mathrm{Wb})^{*}\) signed( Ws ) & 1 & 1 & None \\
\hline & & MUL.SU & Wb,Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{signed}(\mathrm{Wb}) *\) unsigned(Ws) & 1 & 1 & None \\
\hline & & MUL.US & Wb,Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) unsigned(Wb) * signed(Ws) & 1 & 1 & None \\
\hline & & MUL.UU & Wb, Ws, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) unsigned \((\mathrm{Wb})\) * unsigned(Ws) & 1 & 1 & None \\
\hline & & MUL. SU & Wb, \#lit5, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\operatorname{signed}(\mathrm{Wb}) *\) unsigned(lit5) & 1 & 1 & None \\
\hline & & MUL.UU & Wb, \#lit5, Wnd & \(\{\mathrm{Wnd}+1, \mathrm{Wnd}\}=\) unsigned \((\mathrm{Wb})\) * unsigned(lit5) & 1 & 1 & None \\
\hline & & MUL & f & W3:W2 = f * WREG & 1 & 1 & None \\
\hline \multirow[t]{3}{*}{42} & \multirow[t]{3}{*}{NEG} & NEG & f & \(\mathrm{f}=\overline{\mathrm{f}}+1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & NEG & f,WREG & WREG \(=\overline{\mathrm{f}}+1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & NEG & Ws,wd & \(\mathrm{Wd}=\overline{\mathrm{Ws}}+1\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{2}{*}{43} & \multirow[t]{2}{*}{NOP} & NOP & & No Operation & 1 & 1 & None \\
\hline & & NOPR & & No Operation & 1 & 1 & None \\
\hline \multirow[t]{4}{*}{44} & \multirow[t]{4}{*}{POP} & POP & f & Pop f from Top-of-Stack (TOS) & 1 & 1 & None \\
\hline & & POP & Wdo & Pop from Top-of-Stack (TOS) to Wdo & 1 & 1 & None \\
\hline & & POP. D & Wnd & Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1) & 1 & 2 & None \\
\hline & & POP.S & & Pop Shadow Registers & 1 & 1 & All \\
\hline \multirow[t]{4}{*}{45} & \multirow[t]{4}{*}{PUSH} & PUSH & f & Push f to Top-of-Stack (TOS) & 1 & 1 & None \\
\hline & & PUSH & Wso & Push Wso to Top-of-Stack (TOS) & 1 & 1 & None \\
\hline & & PUSH.D & Wns & Push W(ns):W(ns + 1) to Top-of-Stack (TOS) & 1 & 2 & None \\
\hline & & PUSH.S & & Push Shadow Registers & 1 & 1 & None \\
\hline 46 & PWRSAV & PWRSAV & \#lit1 & Go into Sleep or Idle mode & 1 & 1 & WDTO,Sleep \\
\hline \multirow[t]{2}{*}{47} & \multirow[t]{2}{*}{RCALL} & RCALL & Expr & Relative Call & 1 & 2 & None \\
\hline & & RCALL & Wn & Computed Call & 1 & 2 & None \\
\hline
\end{tabular}

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Base \\
Instr \\
\#
\end{tabular} & Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline \multirow[t]{2}{*}{48} & \multirow[t]{2}{*}{REPEAT} & REPEAT & \#lit14 & Repeat Next Instruction lit14 + 1 times & 1 & 1 & None \\
\hline & & REPEAT & Wn & Repeat Next Instruction (Wn) + 1 times & 1 & 1 & None \\
\hline 49 & RESET & RESET & & Software device Reset & 1 & 1 & None \\
\hline 50 & Retfie & Retfie & & Return from interrupt & 1 & 3 (2) & None \\
\hline 51 & RETLW & RETLW & \#lit10,Wn & Return with literal in Wn & 1 & 3 (2) & None \\
\hline 52 & RETURN & RETURN & & Return from Subroutine & 1 & 3 (2) & None \\
\hline \multirow[t]{3}{*}{53} & \multirow[t]{3}{*}{RLC} & RLC & f & \(\mathrm{f}=\) Rotate Left through Carry f & 1 & 1 & C,N,Z \\
\hline & & RLC & f,WREG & WREG = Rotate Left through Carry f & 1 & 1 & C,N,Z \\
\hline & & RLC & Ws,Wd & Wd = Rotate Left through Carry Ws & 1 & 1 & C,N,Z \\
\hline \multirow[t]{3}{*}{54} & \multirow[t]{3}{*}{RLNC} & RLNC & f & \(\mathrm{f}=\) Rotate Left (No Carry) f & 1 & 1 & N,Z \\
\hline & & RLNC & f,WREG & WREG = Rotate Left (No Carry) f & 1 & 1 & N,Z \\
\hline & & RLNC & Ws,wd & Wd = Rotate Left (No Carry) Ws & 1 & 1 & N,Z \\
\hline \multirow[t]{3}{*}{55} & \multirow[t]{3}{*}{RRC} & RRC & f & \(\mathrm{f}=\) Rotate Right through Carry f & 1 & 1 & C,N,Z \\
\hline & & RRC & f, WREG & WREG = Rotate Right through Carry f & 1 & 1 & C,N,Z \\
\hline & & RRC & Ws,wd & Wd = Rotate Right through Carry Ws & 1 & 1 & C,N,Z \\
\hline \multirow[t]{3}{*}{56} & \multirow[t]{3}{*}{RRNC} & RRNC & f & \(\mathrm{f}=\) Rotate Right (No Carry) f & 1 & 1 & N,Z \\
\hline & & RRNC & f, WREG & WREG = Rotate Right (No Carry) f & 1 & 1 & N,Z \\
\hline & & RRNC & Ws,wd & Wd = Rotate Right (No Carry) Ws & 1 & 1 & N,Z \\
\hline 57 & SE & SE & Ws, Wnd & Wnd = sign-extended Ws & 1 & 1 & C,N,Z \\
\hline \multirow[t]{3}{*}{58} & \multirow[t]{3}{*}{SETM} & SETM & f & \(\mathrm{f}=0 \times \mathrm{FFFF}\) & 1 & 1 & None \\
\hline & & SETM & WREG & WREG = 0xFFFF & 1 & 1 & None \\
\hline & & SETM & Ws & Ws = 0xFFFF & 1 & 1 & None \\
\hline \multirow[t]{5}{*}{59} & \multirow[t]{5}{*}{SL} & SL & f & \(\mathrm{f}=\) Left Shift f & 1 & 1 & C,N,OV,Z \\
\hline & & SL & f, WREG & WREG = Left Shift f & 1 & 1 & C,N,OV,Z \\
\hline & & SL & Ws,Wd & Wd = Left Shift Ws & 1 & 1 & C,N,OV,Z \\
\hline & & SL & Wb,Wns, Wnd & Wnd = Left Shift Wb by Wns & 1 & 1 & N,Z \\
\hline & & SL & Wb, \#lit5, Wnd & Wnd = Left Shift Wb by lit5 & 1 & 1 & N,Z \\
\hline \multirow[t]{5}{*}{60} & \multirow[t]{5}{*}{SUB} & SUB & f & \(\mathrm{f}=\mathrm{f}-\) WREG & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUB & f, WREG & WREG \(=\mathrm{f}-\) WREG & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUB & \#lit10,Wn & Wn = Wn - lit10 & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUB & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUB & Wb, \#lit5,Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{5}{*}{61} & \multirow[t]{5}{*}{SUBB} & SUBB & f & \(\mathrm{f}=\mathrm{f}-\) WREG \(-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBB & f, WREG & WREG = \(\mathrm{f}-\mathrm{WREG}-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBB & \#lit10,Wn & \(\mathrm{W} n=\mathrm{Wn}-\mathrm{lit} 10-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBB & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{Ws}-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBB & Wb, \#lit5, Wd & \(\mathrm{Wd}=\mathrm{Wb}-\mathrm{lit5}-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{4}{*}{62} & \multirow[t]{4}{*}{SUBR} & SUBR & f & \(\mathrm{f}=\) WREG -f & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBR & f, WREG & WREG = WREG - f & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBR & Wb,Ws,Wd & \(\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBR & Wb, \#lit5, Wd & \(\mathrm{Wd}=\) lit5 -Wb & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{4}{*}{63} & \multirow[t]{4}{*}{SUBBR} & SUBBR & f & \(\mathrm{f}=\) WREG \(-\mathrm{f}-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBBR & f, WREG & WREG = WREG - \(\mathrm{f}-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBBR & Wb,Ws, Wd & \(\mathrm{Wd}=\mathrm{Ws}-\mathrm{Wb}-(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline & & SUBBR & Wb, \#lit5, Wd & \(\mathrm{Wd}=\) lit5 - Wb - ( \(\overline{\mathrm{C}})\) & 1 & 1 & C,DC,N,OV,Z \\
\hline \multirow[t]{2}{*}{64} & \multirow[t]{2}{*}{SWAP} & SWAP.b & Wn & \(\mathrm{W} \mathrm{n}=\) nibble swap Wn & 1 & 1 & None \\
\hline & & SWAP & Wn & Wn = byte swap Wn & 1 & 1 & None \\
\hline 65 & TBLRDH & TBLRDH & Ws,wd & Read Prog<23:16> to Wd<7:0> & 1 & 2 & None \\
\hline 66 & TBLRDL & TBLRDL & Ws,Wd & Read Prog<15:0> to Wd & 1 & 2 & None \\
\hline 67 & TBLWTH & TBLWTH & Ws,wd & Write Ws<7:0> to Prog<23:16> & 1 & 2 & None \\
\hline 68 & TBLWTL & TBLWTL & Ws,Wd & Write Ws to Prog<15:0> & 1 & 2 & None \\
\hline
\end{tabular}

TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Base Instr \# & Assembly Mnemonic & & Assembly Syntax & Description & \# of Words & \# of Cycles & Status Flags Affected \\
\hline 69 & ULNK & ULNK & & Unlink Frame Pointer & 1 & 1 & None \\
\hline \multirow[t]{5}{*}{70} & \multirow[t]{5}{*}{XOR} & XOR & f & \(\mathrm{f}=\mathrm{f} . \mathrm{XOR}\). WREG & 1 & 1 & N,Z \\
\hline & & XOR & f, WREG & WREG = f. XOR. WREG & 1 & 1 & N,Z \\
\hline & & XOR & \#lit10,Wn & \(\mathrm{Wd}=\) lit10.XOR. Wd & 1 & 1 & N,Z \\
\hline & & XOR & Wb, Ws, Wd & \(\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} . \mathrm{Ws}\) & 1 & 1 & N,Z \\
\hline & & XOR & Wb, \#lit5, Wd & \(\mathrm{Wd}=\mathrm{Wb} . \mathrm{XOR} .1 \mathrm{lit5}\) & 1 & 1 & N,Z \\
\hline 71 & ZE & ZE & Ws, Wnd & Wnd = Zero-extend Ws & 1 & 1 & C,Z,N \\
\hline
\end{tabular}

NOTES:

\subsection*{27.0 DEVELOPMENT SUPPORT}

The PIC \(^{\circledR}\) microcontrollers and dsPIC \({ }^{\circledR}\) digital signal controllers are supported with a full range of software and hardware development tools:
- Integrated Development Environment
- MPLAB \({ }^{\circledR}\) IDE Software
- Compilers/Assemblers/Linkers
- MPLAB C Compiler for Various Device Families
- HI-TECH C for Various Device Families
- MPASM \({ }^{\text {TM }}\) Assembler
- MPLINK \({ }^{\text {TM }}\) Object Linker/ MPLIB \({ }^{\text {M }}\) Object Librarian
- MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
- MPLAB SIM Software Simulator
- Emulators
- MPLAB REAL ICE \({ }^{\text {TM }}\) In-Circuit Emulator
- In-Circuit Debuggers
- MPLAB ICD 3
- PICkit \({ }^{\text {TM }} 3\) Debug Express
- Device Programmers
- PICkit \({ }^{\text {TM }} 2\) Programmer
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

\subsection*{27.1 MPLAB Integrated Development Environment Software}

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows \({ }^{\circledR}\) operating system-based application that contains:
- A single graphical interface to all debugging tools
- Simulator
- Programmer (sold separately)
- In-Circuit Emulator (sold separately)
- In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers
The MPLAB IDE allows you to:
- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
- Source files (C or assembly)
- Mixed C and assembly
- Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

\subsection*{27.2 MPLAB C Compilers for Various Device Families}

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.
For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

\subsection*{27.3 HI-TECH C for Various Device Families}

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.
For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.
The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

\subsection*{27.4 MPASM Assembler}

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.
The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel \({ }^{\circledR}\) standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.
The MPASM Assembler features include:
- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

\subsection*{27.5 MPLINK Object Linker/ MPLIB Object Librarian}

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.
The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.
The object linker/library features include:
- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

\subsection*{27.6 MPLAB Assembler, Linker and Librarian for Various Device Families}

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:
- Support for the entire device instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

\subsection*{27.7 MPLAB SIM Software Simulator}

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC \({ }^{\circledR}\) DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.
The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

\subsection*{27.8 MPLAB REAL ICE In-Circuit Emulator System}

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC \({ }^{\circledR}\) Flash MCUs and dsPIC \({ }^{\circledR}\) Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new highspeed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).
The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

\subsection*{27.9 MPLAB ICD 3 In-Circuit Debugger System}

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs \(\mathrm{PIC}^{\circledR}\) Flash microcontrollers and dsPIC \({ }^{\circledR}\) DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).
The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

\subsection*{27.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express}

The MPLAB PICkit 3 allows debugging and programming of \(\mathrm{PIC}^{\circledR}\) and \(\mathrm{dsPIC}^{\circledR}\) Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming \({ }^{\text {TM }}\).
The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

\subsection*{27.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express}

The PICkit \({ }^{\text {TM }} 2\) Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows \({ }^{\circledR}\) programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8 -bit, 16 -bit, and 32 -bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit \({ }^{\text {TM }} 2\) enables in-circuit debugging on most \(\mathrm{PIC}^{\circledR}\) microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

\subsection*{27.12 MPLAB PM3 Device Programmer}

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDmAX for maximum reliability. It features a large LCD display ( \(128 \times 64\) ) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP \({ }^{\text {TM }}\) cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

\subsection*{27.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits}

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.
The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.
The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.
In addition to the PICDEM \({ }^{\text {TM }}\) and dsPICDEM \({ }^{\text {TM }}\) demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ \({ }^{\circledR}\) security ICs, CAN, IrDA \({ }^{\circledR}\), PowerSmart battery management, SEEVAL \({ }^{\circledR}\) evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.
Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.
Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

\subsection*{28.0 ELECTRICAL CHARACTERISTICS}

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 electrical characteristics. Additional information is provided in future revisions of this document as it becomes available.
Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.
Absolute Maximum Ratings \({ }^{(1)}\)
Ambient temperature under bias ..... \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\)
Storage temperature \(-65^{\circ} \mathrm{C}\) to \(+160^{\circ} \mathrm{C}\)
Voltage on VDD with respect to Vss ..... -0.3 V to +4.0 V
Voltage on any pin that is not 5 V tolerant with respect to \(\mathrm{Vss}{ }^{(4)}\) ..... -0.3 V to \((\mathrm{VDD}+0.3 \mathrm{~V})\)
Voltage on any 5 V tolerant pin with respect to Vss when VDD \(\geq 3.0 \mathrm{~V}^{(4)}\) ..... -0.3 V to +5.6 V
Voltage on any 5 V tolerant pin with respect to Vss when VDD \(<3.0 \mathrm{~V}^{(4)}\) -0.3 V to 3.6 V
Maximum current out of Vss pin ..... 300 mA
Maximum current into VDD pin \({ }^{(2)}\) ..... 250 mA
Maximum current sourced/sunk by any \(2 x \mathrm{l} / \mathrm{O} \mathrm{pin}^{(3)}\) ..... 8 mA
Maximum current sourced/sunk by any 4 x I/O pin \({ }^{(3)}\) ..... 15 mA
Maximum current sourced/sunk by any 8 x I/O pin \({ }^{(3)}\) ..... 25 mA
Maximum current sunk by all ports ..... 200 mA
Maximum current sourced by all ports \({ }^{(2)}\) ..... 200 mA

Note 1: Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
2: Maximum allowable current is a function of device maximum power dissipation (see Table 28-2).
3: Exceptions are CLKOUT, which is able to sink/source 25 mA , and the VREF+, VREF-, SCLx, SDAx, PGECx and PGEDx pins, which are able to sink/source 12 mA .
4: See the "Pin Diagrams" section for 5 V tolerant pins.

\subsection*{28.1 DC Characteristics}

TABLE 28-1: OPERATING MIPS VS. VOLTAGE
\begin{tabular}{|c|c|c|c|}
\hline \multirow{3}{*}{ Characteristic } & \begin{tabular}{c} 
Vdd Range \\
(in Volts)
\end{tabular} & \begin{tabular}{c} 
Temp Range \\
(in \({ }^{\circ} \mathrm{C}\) )
\end{tabular} & \begin{tabular}{c} 
Max MIPS
\end{tabular} \\
\cline { 4 - 4 } & & \begin{tabular}{c} 
PIC24HJ32GP302/304, \\
PIC24HJ64GPX02/X04 and \\
PIC24HJ128GPX02/X04
\end{tabular} \\
\hline \hline- & \(3.0-3.6 \mathrm{~V}^{(1)}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) & 40 \\
\hline- & \(3.0-3.6 \mathrm{~V}^{(1)}\) & \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) & 40 \\
\hline
\end{tabular}

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized. Refer to parameter BO10 in Table 28-11 for the minimum and maximum BOR values.

TABLE 28-2: THERMAL OPERATING CONDITIONS


TABLE 28-3: THERMAL PACKAGING CHARACTERISTICS
\begin{tabular}{|l|c|c|c|c|c|}
\hline \multicolumn{1}{|c|}{ Characteristic } & Symbol & Typ & Max & Unit & Notes \\
\hline \hline Package Thermal Resistance, 44-pin QFN & \(\theta\) JA & 30 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline Package Thermal Resistance, 44-pin TFQP & \(\theta\) JA & 40 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline Package Thermal Resistance, 28-pin SPDIP & \(\theta\) JA & 45 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline Package Thermal Resistance, 28-pin SOIC & \(\theta\) JA & 50 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline Package Thermal Resistance, 28-pin QFN-S & \(\theta\) JA & 30 & - & \({ }^{\circ} \mathrm{C} / \mathrm{W}\) & \(\mathbf{1}\) \\
\hline
\end{tabular}

Note 1: Junction to ambient thermal resistance, Theta-JA ( \(\theta \mathrm{JA}\) ) numbers are achieved by package simulations.

TABLE 28-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \multicolumn{8}{|l|}{Operating Voltage} \\
\hline \multirow[t]{2}{*}{DC10} & \multicolumn{7}{|l|}{Supply Voltage} \\
\hline & VdD & & 3.0 & - & 3.6 & V & Industrial and Extended \\
\hline DC12 & VDR & RAM Data Retention Voltage \({ }^{(2)}\) & 1.8 & - & - & V & - \\
\hline DC16 & VPOR & Vdd Start Voltage to ensure internal Power-on Reset signal & - & - & Vss & V & - \\
\hline DC17 & SVDD & Vdd Rise Rate to ensure internal Power-on Reset signal & 0.03 & - & - & V/ms & \(0-3.0 \mathrm{~V}\) in 0.1 s \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
2: This is the limit to which VDD can be lowered without losing RAM data.

\section*{TABLE 28-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)}
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \[
\begin{gathered}
\text { Parameter } \\
\text { No. }{ }^{(3)}
\end{gathered}
\] & Typical \({ }^{(2)}\) & Max & Units & & ndition & \\
\hline \multicolumn{7}{|l|}{Operating Current (IDD) \({ }^{(1)}\)} \\
\hline DC20d & 18 & 21 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{10 MIPS} \\
\hline DC20a & 18 & 22 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC20b & 18 & 22 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC20c & 18 & 25 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC21d & 30 & 35 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{16 MIPS} \\
\hline DC21a & 30 & 34 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC21b & 30 & 34 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC21c & 30 & 36 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC22d & 34 & 42 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{20 MIPS} \\
\hline DC22a & 34 & 41 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC22b & 34 & 42 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC22c & 35 & 44 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC23d & 49 & 58 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{30 MIPS} \\
\hline DC23a & 49 & 57 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC23b & 49 & 57 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC23c & 49 & 60 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC24d & 63 & 75 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{40 MIPS} \\
\hline DC24a & 63 & 74 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC24b & 63 & 74 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC24c & 63 & 76 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline
\end{tabular}

Note 1: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:
- Oscillator is configured in EC mode, no PLL until 10 MIPS, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- \(\overline{M C L R}=\) VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- CPU executing while (1) statement
- JTAG is disabled

2: Data in "Typ" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
3: These parameters are characterized but not tested in manufacturing.

TABLE 28-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \[
\begin{gathered}
\text { Parameter } \\
\text { No. }{ }^{(3)}
\end{gathered}
\] & Typical \({ }^{(2)}\) & Max & Units & \multicolumn{3}{|c|}{Conditions} \\
\hline \multicolumn{7}{|l|}{Idle Current (IIDLE): Core OFF Clock ON Base Current \({ }^{(1)}\)} \\
\hline DC40d & 8 & 10 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{10 MIPS} \\
\hline DC40a & 8 & 10 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC40b & 9 & 10 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC40c & 10 & 13 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC41d & 13 & 15 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{16 MIPS} \\
\hline DC41a & 13 & 15 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC41b & 13 & 16 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC41c & 13 & 19 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC42d & 15 & 18 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{20 MIPS} \\
\hline DC42a & 16 & 18 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC42b & 16 & 19 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC42c & 17 & 22 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC43a & 23 & 27 & mA & \(+25^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{30 MIPS} \\
\hline DC43d & 23 & 26 & mA & \(-40^{\circ} \mathrm{C}\) & & \\
\hline DC43b & 24 & 28 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC43c & 25 & 31 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC44d & 31 & 42 & mA & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{40 MIPS} \\
\hline DC44a & 31 & 36 & mA & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC44b & 32 & 39 & mA & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC44c & 34 & 43 & mA & \(+125^{\circ} \mathrm{C}\) & & \\
\hline
\end{tabular}

Note 1: Base lidLE current is measured as follows:
- CPU core is off (i.e., Idle mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- External Secondary Oscillator disabled (i.e., SOSCO and SOSCI pins configured as digital I/O inputs)
- All I/O pins are configured as inputs and pulled to Vss
- \(\overline{\mathrm{MCLR}}=\) VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (defined PMDx bits are set to zero)
- JTAG is disabled

2: Data in "Typ" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
3: These parameters are characterized but not tested in manufacturing.

TABLE 28-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Parameter No. \({ }^{(3)}\) & Typical \({ }^{(2)}\) & Max & Units & & & Conditions \\
\hline \multicolumn{7}{|l|}{Power-Down Current (IPD) \({ }^{(1)}\)} \\
\hline DC60d & 24 & 68 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{Base Power-Down Current \({ }^{(3,4)}\)} \\
\hline DC60a & 28 & 87 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC60b & 124 & 292 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC60c & 350 & 1000 & \(\mu \mathrm{A}\) & \(+125^{\circ} \mathrm{C}\) & & \\
\hline DC61d & 8 & 13 & \(\mu \mathrm{A}\) & \(-40^{\circ} \mathrm{C}\) & \multirow{4}{*}{3.3 V} & \multirow{4}{*}{Watchdog Timer Current: \(\mathrm{IIWDT}^{(3,5)}\)} \\
\hline DC61a & 10 & 15 & \(\mu \mathrm{A}\) & \(+25^{\circ} \mathrm{C}\) & & \\
\hline DC61b & 12 & 20 & \(\mu \mathrm{A}\) & \(+85^{\circ} \mathrm{C}\) & & \\
\hline DC61c & 13 & 25 & \(\mu \mathrm{A}\) & \(+125^{\circ} \mathrm{C}\) & & \\
\hline
\end{tabular}

Note 1: IPD (Sleep) current is measured as follows:
- CPU core is off (i.e., Sleep mode), oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- \(\overline{\mathrm{MCLR}}=\mathrm{VDD}\), WDT and FSCM are disabled, all peripheral modules are disabled (PMDx bits are all '1's)
- RTCC is disabled
- JTAG is disabled

2: Data in the "Typ" column is at \(3.3 \mathrm{~V},+25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The Watchdog Timer Current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
4: These currents are measured on the device containing the most memory in this family.
5: These parameters are characterized, but are not tested in manufacturing.

TABLE 28-8: DC CHARACTERISTICS: DOZE CURRENT (IDoze)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Parameter No. & Typical \({ }^{(1)}\) & Max & \begin{tabular}{l}
Doze \\
Ratio
\end{tabular} & Units & \multicolumn{3}{|c|}{Conditions} \\
\hline DC73a & 20 & 50 & 1:2 & mA & \multirow{3}{*}{\(-40^{\circ} \mathrm{C}\)} & \multirow{3}{*}{3.3 V} & \multirow{3}{*}{40 MIPS} \\
\hline DC73f & 17 & 30 & 1:64 & mA & & & \\
\hline DC73g & 17 & 30 & 1:128 & mA & & & \\
\hline DC70a & 20 & 50 & 1:2 & mA & \multirow{3}{*}{\(+25^{\circ} \mathrm{C}\)} & \multirow{3}{*}{3.3 V} & \multirow{3}{*}{40 MIPS} \\
\hline DC70f & 17 & 30 & 1:64 & mA & & & \\
\hline DC70g & 17 & 30 & 1:128 & mA & & & \\
\hline DC71a & 20 & 50 & 1:2 & mA & \multirow{3}{*}{\(+85^{\circ} \mathrm{C}\)} & \multirow{3}{*}{3.3 V} & \multirow{3}{*}{40 MIPS} \\
\hline DC71f & 17 & 30 & 1:64 & mA & & & \\
\hline DC71g & 17 & 30 & 1:128 & mA & & & \\
\hline DC72a & 21 & 50 & 1:2 & mA & \multirow{3}{*}{\(+125^{\circ} \mathrm{C}\)} & \multirow{3}{*}{3.3 V} & \multirow{3}{*}{40 MIPS} \\
\hline DC72f & 18 & 30 & 1:64 & mA & & & \\
\hline DC72g & 18 & 30 & 1:128 & mA & & & \\
\hline
\end{tabular}

Note 1: Data in the Typical column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.

TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DC CHA & RACTER & TICS & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \begin{tabular}{l}
DI10 \\
DI11 \\
DI15 \\
DI16 \\
DI18 \\
DI19
\end{tabular} & VIL & \begin{tabular}{l}
Input Low Voltage \\
I/O pins \\
PMP pins \\
\(\overline{\mathrm{MCLR}}\) \\
I/O Pins with OSC1 or SOSCI \\
I/O Pins with SDAx, SCLx \\
I/O Pins with SDAx, SCLx
\end{tabular} & \begin{tabular}{l}
Vss \\
Vss \\
Vss \\
Vss \\
Vss \\
Vss
\end{tabular} & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{array}{|c}
0.2 \mathrm{VDD} \\
\text { 0.15 VDD } \\
0.2 \mathrm{VDD} \\
0.2 \mathrm{VDD} \\
0.3 \mathrm{VDD} \\
0.8
\end{array}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & \begin{tabular}{l}
\[
\text { PMPTTL = } 1
\] \\
SMBus disabled SMBus enabled
\end{tabular} \\
\hline \begin{tabular}{l}
DI20 \\
DI21 \\
DI28 \\
DI29
\end{tabular} & VIH & \begin{tabular}{l}
Input High Voltage \\
I/O Pins Not 5V Tolerant \({ }^{(4)}\) \\
I/O Pins 5V Tolerant \({ }^{(4)}\) \\
I/O Pins Not 5V Tolerant with PMP \({ }^{(4)}\) \\
I/O Pins 5V Tolerant with PMP \({ }^{(4)}\) \\
SDAx, SCLx \\
SDAx, SCLx
\end{tabular} & \[
\begin{gathered}
0.7 \text { VDD } \\
0.7 \text { VDD } \\
0.24 \text { VDD }+0.8 \\
\\
0.24 \text { VDD }+0.8 \\
0.7 \text { VDD } \\
2.1
\end{gathered}
\] & \[
\begin{aligned}
& - \\
& - \\
& -
\end{aligned}
\] & \[
\begin{gathered}
\text { VDD } \\
5.5 \\
\text { VDD } \\
\\
5.5 \\
\\
5.5 \\
5.5
\end{gathered}
\] & \[
\begin{aligned}
& \mathrm{V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V} \\
& \mathrm{~V}
\end{aligned}
\] & SMBus disabled SMBus enabled \\
\hline DI30 & ICNPU & CNx Pull-up Current & 50 & 250 & 400 & \(\mu \mathrm{A}\) & Vdd \(=3.3 \mathrm{~V}, \mathrm{VPIN}=\mathrm{Vss}\) \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
2: The leakage current on the \(\overline{M C L R}\) pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.
4: See "Pin Diagrams" for the 5 V tolerant I/O pins.
5: VIL source < (VSS - 0.3). Characterized but not tested.
6: Non-5V tolerant pins VIH source \(>(\mathrm{VDD}+0.3), 5 \mathrm{~V}\) tolerant pins VIH source \(>5.5 \mathrm{~V}\). Characterized but not tested.
7: Digital 5 V tolerant pins cannot tolerate any "positive" input injection current from input sources \(>5.5 \mathrm{~V}\).
8: Injection currents \(>|0|\) can affect the ADC results by approximately 4-6 counts.
9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

\section*{TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DC CHA & ARACTER & RISTICS & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline DI50 & IIL & Input Leakage Current \({ }^{(2,3)}\) I/O pins 5V Tolerant \({ }^{(4)}\) & - & - & \(\pm 2\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq\) VDD, Pin at high-impedance \\
\hline DI51 & & I/O Pins Not 5V Tolerant \({ }^{(4)}\) (Excluding AN9 through AN12) & - & - & \(\pm 1\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq\) VDd, Pin at high-impedance, \(40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) \\
\hline DI51a & & I/O Pins Not 5V Tolerant \({ }^{(4)}\) & - & - & \(\pm 2\) & \(\mu \mathrm{A}\) & Shared with external reference pins, \(40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) \\
\hline DI51b & & I/O Pins Not 5V Tolerant \({ }^{(4)}\) (Excluding AN9 through AN12) & - & - & \(\pm 3.5\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq V\) DD, Pin at high-impedance, \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) \\
\hline DI51c & & I/O Pins Not 5V Tolerant \({ }^{(4)}\) & - & - & \(\pm 8\) & \(\mu \mathrm{A}\) & Analog pins shared with external reference pins,
\[
-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}
\] \\
\hline DI51d & & AN9 through AN12 & - & - & \(\pm 11\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq V D D\), Pin at high-impedance, \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) \\
\hline DI51e & & AN9 through AN12 & - & - & \(\pm 13\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq V D D\), Pin at high-impedance,
\[
-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+125^{\circ} \mathrm{C}
\] \\
\hline DI55 & & \(\overline{\mathrm{MCLR}}\) & - & - & \(\pm 2\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq\) VdD \\
\hline DI56 & & OSC1 & - & - & \(\pm 2\) & \(\mu \mathrm{A}\) & Vss \(\leq\) VPIN \(\leq\) VDD, XT and HS modes \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
2: The leakage current on the \(\overline{M C L R}\) pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.
4: See "Pin Diagrams" for the 5V tolerant I/O pins.
5: VIL source < (Vss - 0.3). Characterized but not tested.
6: Non-5V tolerant pins VIH source \(>(\mathrm{VDD}+0.3), 5 \mathrm{~V}\) tolerant pins VIH source \(>5.5 \mathrm{~V}\). Characterized but not tested.
7: Digital 5 V tolerant pins cannot tolerate any "positive" input injection current from input sources \(>5.5 \mathrm{~V}\).
8: Injection currents \(>|0|\) can affect the ADC results by approximately 4-6 counts.
9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

\section*{TABLE 28-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline DI60a & IICL & Input Low Injection Current & 0 & - & \(-5^{(5,8)}\) & mA & All pins except VDD, Vss, AVdd, AVss, MCLR, Vcap, SOSCI, SOSCO, and RB14 \\
\hline DI60b & IICH & Input High Injection Current & 0 & - & \(+5^{(6,7,8)}\) & mA & All pins except Vdd, Vss, AVDd, AVss, MCLR, Vcap, SOSCI, SOSCO, RB14, and digital 5V-tolerant designated pins \\
\hline DI60c & Уıст & Total Input Injection Current (sum of all I/O and control pins) & \(-20^{(9)}\) & - & \(+20^{(9)}\) & mA & Absolute instantaneous sum of all \(\pm\) input injection currents from all I/O pins \((\mid\) IICL \(+\mid\) IICH | \() \leq\) ZIICT \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
2: The leakage current on the \(\overline{M C L R}\) pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current can be measured at different input voltages.
3: Negative current is defined as current sourced by the pin.
4: See "Pin Diagrams" for the 5V tolerant I/O pins.
5: VIL source < (VSS - 0.3). Characterized but not tested.
6: Non-5V tolerant pins VIH source \(>(\mathrm{VDD}+0.3\) ), 5 V tolerant pins VIH source \(>5.5 \mathrm{~V}\). Characterized but not tested.
7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources \(>5.5 \mathrm{~V}\).
8: Injection currents \(>|0|\) can affect the ADC results by approximately 4-6 counts.
9: Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

TABLE 28-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. & Symbol & Characteristic & Min. & Typ. & Max. & Units & Conditions \\
\hline \multirow{3}{*}{DO10} & \multirow{3}{*}{VoL} & \begin{tabular}{l}
Output Low Voltage I/O Pins: \\
2x Sink Driver Pins - RA2, RA7RA10, RB10, RB11, RB7, RB4, RC3-RC9
\end{tabular} & - & - & 0.4 & V & \begin{tabular}{l}
\(\mathrm{IOL} \leq 3 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
See Note 1
\end{tabular} \\
\hline & & \begin{tabular}{l}
Output Low Voltage I/O Pins: \\
4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2
\end{tabular} & - & - & 0.4 & V & \begin{tabular}{l}
\(\mathrm{IOL} \leq 6 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
See Note 1
\end{tabular} \\
\hline & & \begin{tabular}{l}
Output Low Voltage \\
I/O Pins: \\
8x Sink Driver Pins - RA3, RA4
\end{tabular} & - & - & 0.4 & V & \(\mathrm{IOL} \leq 10 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) See Note 1 \\
\hline \multirow{3}{*}{DO20} & \multirow{3}{*}{VoH} & \begin{tabular}{l}
Output High Voltage I/O Pins: \\
2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9
\end{tabular} & 2.4 & - & - & V & \[
\begin{gathered}
\mathrm{IOH} \geq-3 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \begin{tabular}{l}
Output High Voltage I/O Pins: \\
4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2
\end{tabular} & 2.4 & - & - & V & \[
\begin{gathered}
\mathrm{IOH} \geq-6 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \begin{tabular}{l}
Output High Voltage I/O Pins: \\
8x Source Driver Pins - RA4, RA3
\end{tabular} & 2.4 & - & - & V & \[
\begin{gathered}
\mathrm{IOH} \geq-10 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline \multirow{9}{*}{DO20A} & \multirow{9}{*}{Voh1} & \multirow[t]{3}{*}{\begin{tabular}{l}
Output High Voltage I/O Pins: \\
2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9
\end{tabular}} & 1.5 & - & - & \multirow{3}{*}{V} & \begin{tabular}{l}
\[
\mathrm{IOH} \geq-6 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}
\] \\
See Note 1
\end{tabular} \\
\hline & & & 2.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-5 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 3.0 & - & - & & \begin{tabular}{l}
\[
\mathrm{IOH} \geq-2 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}
\] \\
See Note 1
\end{tabular} \\
\hline & & \multirow[t]{3}{*}{Output High Voltage 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2} & 1.5 & - & - & \multirow{3}{*}{V} & \[
\begin{gathered}
\mathrm{IOH} \geq-12 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 2.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-11 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 3.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-3 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \multirow[t]{3}{*}{\begin{tabular}{l}
Output High Voltage I/O Pins: \\
8x Source Driver Pins - RA3, RA4
\end{tabular}} & 1.5 & - & - & \multirow{3}{*}{V} & \[
\begin{gathered}
\mathrm{IOH} \geq-16 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 2.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-12 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 3.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-4 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline
\end{tabular}

Note 1: Parameters are characterized, but not tested.

TABLE 28-11: ELECTRICAL CHARACTERISTICS: BOR
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{6}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & & stic & \(\mathbf{M i n}{ }^{(1)}\) & Typ & Max \({ }^{(1)}\) & Units & Conditions \\
\hline BO10 & VBor & BOR & sition high-to-low & 2.40 & - & 2.55 & V & VDD \\
\hline
\end{tabular}

Note 1: Parameters are for design guidance only and are not tested in manufacturing.
TABLE 28-12: DC CHARACTERISTICS: PROGRAM MEMORY
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline DC CHA & RACTERI & ISTICS & \multicolumn{5}{|l|}{\[
\begin{array}{|ll|}
\hline \text { Standard Operating Conditions: } 3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\
\hline \begin{array}{ll}
\text { (unless otherwise stated) } \\
\text { Operating temperature } & -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
& -40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended } \\
\hline
\end{array}
\end{array}
\]} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \[
\begin{aligned}
& \text { D130a } \\
& \text { D131 }
\end{aligned}
\] & EP & \begin{tabular}{l}
Program Flash Memory \\
Cell Endurance \\
Vdd for Read
\end{tabular} & \[
\begin{aligned}
& \text { 10,000 } \\
& \text { VMIN }
\end{aligned}
\] & - & - 3.6 & \[
\begin{gathered}
\text { E/W } \\
\text { V }
\end{gathered}
\] & \[
\begin{aligned}
& -40^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \\
& \text { Vmin }=\text { Minimum operating } \\
& \text { voltage }
\end{aligned}
\] \\
\hline D132B & Vpew & Vdd for Self-Timed Write & Vmin & - & 3.6 & V & VMIN = Minimum operating voltage \\
\hline D134 & TRETD & Characteristic Retention & 20 & - & - & Year & Provided no other specifications are violated \\
\hline D135 & IDDP & Supply Current during Programming & - & 10 & - & mA & - \\
\hline D136a & TRW & Row Write Time & 1.32 & - & 1.74 & ms & TRW \(=11064\) FRC cycles, TA \(=+85^{\circ} \mathrm{C}\), See Note 2 \\
\hline D136b & TRW & Row Write Time & 1.28 & - & 1.79 & ms & TRW \(=11064\) FRC cycles, TA \(=+125^{\circ} \mathrm{C}\), See Note 2 \\
\hline D137a & TPE & Page Erase Time & \[
20.1
\] & - & 26.5 & ms & TPE \(=168517\) FRC cycles, \(\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\), See Note 2 \\
\hline D137b & TPE & Page Erase Time & 19.5 & - & 27.3 & ms & TPE \(=168517\) FRC cycles, \(\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}\), See Note 2 \\
\hline D138a & Tww & Word Write Cycle Time & 42.3 & - & 55.9 & \(\mu \mathrm{s}\) & Tww \(=355\) FRC cycles, \(\mathrm{TA}_{\mathrm{A}}=+85^{\circ} \mathrm{C}\), See Note 2 \\
\hline D138b & Tww & Word Write Cycle Time & 41.1 & - & 57.6 & \(\mu \mathrm{s}\) & Tww \(=355\) FRC cycles, TA \(=+125^{\circ} \mathrm{C}\), See Note 2 \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
2: Other conditions: \(F R C=7.37 \mathrm{MHz}\), TUN \(<5: 0>=b^{\prime} 011111\) (for Min), TUN<5:0> = b' 100000 (for Max). This parameter depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

TABLE 28-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{7}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions (unless otherwise stated): \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & Characteristics & Min & Typ & Max & Units & Comments \\
\hline \hline- & CeFC & \begin{tabular}{l} 
External Filter Capacitor \\
Value \({ }^{(1)}\)
\end{tabular} & 4.7 & 10 & - & \(\mu \mathrm{F}\) & \begin{tabular}{l} 
Capacitor must be low series \\
resistance (<5 Ohms)
\end{tabular} \\
\hline
\end{tabular}

Note 1: Typical VCAP voltage \(=2.5 \mathrm{~V}\) when VDD \(\geq\) VDDMIN.

\subsection*{28.2 AC Characteristics and Timing Parameters}

This section defines PIC24HJ32GP302/304,
PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04
AC characteristics and timing parameters.
TABLE 28-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC
\begin{tabular}{|l|l|}
\hline & \begin{tabular}{l} 
Standard Operating Conditions: \(\mathbf{3 . 0 V}\) to 3.6 V \\
(unless otherwise stated)
\end{tabular} \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
& Operating voltage VDD range as described in Table 28-1.
\end{tabular}

FIGURE 28-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS
Load Condition 1 - for all pins except OSC2

TABLE 28-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Param No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline DO50 & \(\operatorname{Cosc} 2\) & OSC2/SOSC2 pin & - & - & 15 & pF & In XT and HS modes when external clock is used to drive OSC1 \\
\hline DO56 & Cıo & All I/O pins and OSC2 & - & - & 50 & pF & EC mode \\
\hline DO58 & Св & SCLx, SDAx & - & - & 400 & pF & In \(\mathrm{I}^{2} \mathrm{C}^{\text {TM }}\) mode \\
\hline
\end{tabular}

FIGURE 28-2: EXTERNAL CLOCK TIMING


TABLE 28-16: EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symb & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \multirow[t]{2}{*}{OS10} & \multirow[t]{2}{*}{FIN} & External CLKI Frequency (External clocks allowed only in EC and ECPLL modes) & DC & - & 40 & MHz & EC \\
\hline & & Oscillator Crystal Frequency & \[
\begin{gathered}
3.5 \\
10
\end{gathered}
\] & - & \[
\begin{aligned}
& 10 \\
& 40 \\
& 33
\end{aligned}
\] & \[
\begin{aligned}
& \hline \mathrm{MHz} \\
& \mathrm{MHz} \\
& \mathrm{kHz}
\end{aligned}
\] & \[
\begin{array}{|l|}
\hline \mathrm{XT} \\
\mathrm{HS} \\
\text { Sosc }
\end{array}
\] \\
\hline OS20 & Tosc & Tosc \(=1 / \mathrm{Fosc}\) & 12.5 & - & DC & ns & \\
\hline OS25 & TcY & Instruction Cycle Time \({ }^{(\mathbf{2})}\) & 25 & - & DC & ns & \\
\hline OS30 & TosL, TosH & External Clock in (OSC1) High or Low Time & \(0.375 \times\) Tosc & - & \(0.625 \times\) Tosc & ns & EC \\
\hline OS31 & TosR, TosF & External Clock in (OSC1) Rise or Fall Time & - & - & 20 & ns & EC \\
\hline OS40 & TckR & CLKO Rise Time \({ }^{(3)}\) & - & 5.2 & - & ns & - \\
\hline OS41 & TckF & CLKO Fall Time \({ }^{(3)}\) & - & 5.2 & - & ns & - \\
\hline OS42 & GM & \begin{tabular}{l}
External Oscillator \\
Transconductance \({ }^{(4)}\)
\end{tabular} & 14 & 16 & 18 & \(\mathrm{mA} / \mathrm{V}\) & \[
\begin{aligned}
& \mathrm{VDD}=3.3 \mathrm{~V} \\
& \mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
2: Instruction cycle period (TcY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.
3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

TABLE 28-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)
\begin{tabular}{|l|l|l|c|c|c|c|c|c|}
\hline \multicolumn{4}{|c|}{\begin{tabular}{l} 
AC CHARACTERISTICS
\end{tabular}} & \multicolumn{5}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq T \mathrm{~T} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & \multicolumn{1}{|c|}{ Characteristic } & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline \hline OS50 & FPLLI & \begin{tabular}{l} 
PLL Voltage Controlled \\
Oscillator (VCO) Input \\
Frequency Range
\end{tabular} & 0.8 & - & 8 & MHz & \begin{tabular}{l} 
ECPLL, HSPLL, XTPLL \\
modes
\end{tabular} \\
\hline OS51 & FSYS & \begin{tabular}{l} 
On-Chip VCO System \\
Frequency
\end{tabular} & 100 & - & 200 & MHz & - \\
\hline OS52 & TLOCK & PLL Start-up Time (Lock Time) & 0.9 & 1.5 & 3.1 & mS & - \\
\hline OS53 & DCLK & CLKO Stability (Jitter) & -3 & 0.5 & 3 & \(\%\) & \begin{tabular}{l} 
Measured over 100 ms \\
period
\end{tabular} \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.
2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:
\[
\text { Peripheral Clock Jitter }=\frac{\text { DCLK }}{\sqrt{\left(\frac{\text { FOSC }}{\text { Peripheral Bit Rate Clock }}\right)}}
\]

For example: Fosc \(=32 \mathrm{MHz}, \operatorname{DcLK}=3 \%\), SPI bit rate clock, (i.e., SCK) is 2 MHz .
\[
\text { SPI SCK Jitter }=\left[\frac{D C L K}{\sqrt{\left(\frac{32 M H z}{2 M H z}\right)}}\right]=\left[\frac{3 \%}{\sqrt{16}}\right]=\left[\frac{3 \%}{4}\right]=0.75 \%
\]

\section*{TABLE 28-18: AC CHARACTERISTICS: INTERNAL RC ACCURACY}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended} \\
\hline Param No. & Characteristic & Min & Typ & Max & Units & \multicolumn{2}{|c|}{Conditions} \\
\hline & \multicolumn{7}{|l|}{Internal FRC Accuracy @ 7.3728 MHz \({ }^{(1)}\)} \\
\hline F20 & FRC & -2 & - & +2 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) & VDD \(=3.0-3.6 \mathrm{~V}\) \\
\hline & FRC & -5 & - & +5 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) & VDD \(=3.0-3.6 \mathrm{~V}\) \\
\hline
\end{tabular}

Note 1: Frequency calibrated at \(25^{\circ} \mathrm{C}\) and 3.3 V . TUN bits can be used to compensate for temperature drift.

\section*{TABLE 28-19: INTERNAL RC ACCURACY}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline AC CH & ARACTERISTICS & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended} \\
\hline Param No. & Characteristic & Min & Typ & Max & Units & Cond & \\
\hline & \multicolumn{7}{|l|}{LPRC @ 32.768 kHz \({ }^{(1)}\)} \\
\hline \multirow[t]{2}{*}{F21} & LPRC & -20 & \(\pm 6\) & +20 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) & VDD \(=3.0-3.6 \mathrm{~V}\) \\
\hline & LPRC & -30 & - & +30 & \% & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) & VDD \(=3.0-3.6 \mathrm{~V}\) \\
\hline
\end{tabular}

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 28-3: CLKO AND I/O TIMING CHARACTERISTICS


TABLE 28-20: I/O TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min & Typ \({ }^{(1)}\) & Max & Units & Conditions \\
\hline DO31 & TIoR & Port Output Rise Time & - & 10 & 25 & ns & - \\
\hline DO32 & TıOF & Port Output Fall Time & - & 10 & 25 & ns & - \\
\hline DI35 & TINP & INTx Pin High or Low Time (input) & 20 & - & - & ns & - \\
\hline DI40 & TRBP & CNx High or Low Time (input) & 2 & - & - & Tcy & - \\
\hline
\end{tabular}

Note 1: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.

FIGURE 28-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS


TABLE 28-21: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SY10 & TMCL & \(\overline{\text { MCLR }}\) Pulse Width (low) & 2 & - & - & \(\mu \mathrm{s}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline SY11 & TPWRT & Power-up Timer Period & - & \[
\begin{gathered}
\hline 2 \\
4 \\
8 \\
16 \\
32 \\
64 \\
128
\end{gathered}
\] & - & ms & \begin{tabular}{l}
\[
-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}
\] \\
User programmable
\end{tabular} \\
\hline SY12 & TPOR & Power-on Reset Delay & 3 & 10 & 30 & \(\mu \mathrm{s}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline SY13 & TIOZ & I/O High-Impedance from MCLR Low or Watchdog Timer Reset & 0.68 & 0.72 & 1.2 & \(\mu \mathrm{s}\) & - \\
\hline SY20 & TWDT1 & Watchdog Timer Time-out Period & - & - & - & - & See Section 25.4 "Watchdog Timer (WDT)" and LPRC specification F21 (Table 28-19) \\
\hline SY30 & Tost & Oscillator Start-up Timer Period & - & 1024 Tosc & - & - & Tosc = OSC1 period \\
\hline SY35 & TFSCM & Fail-Safe Clock Monitor Delay & - & 500 & 900 & \(\mu \mathrm{s}\) & \(-40^{\circ} \mathrm{C}\) to \(+85^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.

FIGURE 28-5: TIMER1, 2, 3 AND 4 EXTERNAL CLOCK TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

TABLE 28-22: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS \({ }^{(1)}\)
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & \multicolumn{2}{|l|}{Characteristic} & Min & Typ & Max & Units & Conditions \\
\hline \multirow[t]{3}{*}{TA10} & \multirow[t]{3}{*}{TTXH} & \multirow[t]{3}{*}{TxCK High Time} & Synchronous, no prescaler & TCY + 20 & - & - & ns & \multirow[t]{3}{*}{Must also meet parameter TA15. \(\mathrm{N}=\) prescale value
\[
\dagger(1,8,64,256)
\]} \\
\hline & & & Synchronous, with prescaler & \((\) TcY + 20)/N & - & - & ns & \\
\hline & & & Asynchronous & 20 & - & - & ns & \\
\hline \multirow[t]{3}{*}{TA11} & \multirow[t]{3}{*}{TTxL} & \multirow[t]{3}{*}{TxCK Low Time} & Synchronous, no prescaler & (TCY + 20) & - & - & ns & \multirow[t]{3}{*}{Must also meet parameter TA15. \(\mathrm{N}=\) prescale value
\[
(1,8,64,256)
\]} \\
\hline & & & Synchronous, with prescaler & \((\) TCY + 20)/N & - & - & ns & \\
\hline & & & Asynchronous & 20 & - & - & ns & \\
\hline \multirow[t]{3}{*}{TA15} & \multirow[t]{3}{*}{TTXP} & \multirow[t]{3}{*}{TxCK Input Period} & Synchronous, no prescaler & 2 TcY + 40 & - & - & ns & - \\
\hline & & & Synchronous, with prescaler & Greater of: 40 ns or ( 2 TCY + 40)/ N & - & - & - & \[
\begin{aligned}
& \mathrm{N}=\text { prescale } \\
& \text { value } \\
& (1,8,64,256)
\end{aligned}
\] \\
\hline & & & Asynchronous & 40 & - & - & ns & - \\
\hline OS60 & Ft1 & \multicolumn{2}{|l|}{SOSCI/T1CK Oscillator Input frequency Range (oscillator enabled by setting bit TCS ( \(\mathrm{T} 1 \mathrm{CON}<1>\) ))} & DC & - & 50 & kHz & - \\
\hline TA20 & TCKEXTMRL & \multicolumn{2}{|l|}{Delay from External TxCK Clock Edge to Timer Increment} & \[
\begin{gathered}
0.75 \text { TCY + } \\
40 \\
\hline
\end{gathered}
\] & & \[
\begin{gathered}
\hline \text { 1.75 TCY + } \\
40 \\
\hline
\end{gathered}
\] & - & - \\
\hline
\end{tabular}

Note 1: Timer1 is a Type A.

TABLE 28-23: TIMER2 AND TIMER 4 EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{|ll}
\begin{tabular}{l} 
Standard Operating Conditions: \\
(unless otherwise stated)
\end{tabular} \\
\begin{tabular}{ll} 
Operating temperature & \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
& \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}
\end{tabular}} \\
\hline Param No. & Symbol & Charac & teristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline TB10 & TtxH & TxCK High Time & Synchronous mode & \[
\begin{aligned}
& \text { Greater of: } \\
& 20 \text { or } \\
& (\mathrm{TcY}+20) / \mathrm{N}
\end{aligned}
\] & - & - & ns & Must also meet parameter TB15 \(\mathrm{N}=\) prescale value
\[
(1,8,64,256)
\] \\
\hline TB11 & TtxL & TxCK Low Time & Synchronous mode & \[
\begin{aligned}
& \text { Greater of: } \\
& 20 \text { or } \\
& (\mathrm{TCY}+20) / \mathrm{N}
\end{aligned}
\] & - & - & ns & Must also meet parameter TB15 \(\mathrm{N}=\) prescale value
\[
(1,8,64,256)
\] \\
\hline TB15 & TtxP & TxCK Input Period & Synchronous mode & \[
\begin{gathered}
\text { Greater of: } \\
40 \text { or } \\
(2 \mathrm{TcY}+40) / \mathrm{N} \\
\hline
\end{gathered}
\] & - & - & ns & \[
\begin{array}{|l|}
\hline N=\text { prescale } \\
\text { value } \\
(1,8,64,256) \\
\hline
\end{array}
\] \\
\hline TB20 & TCKEXTMRL & Delay from Clock Edge ment & External TxCK to Timer Incre- & 0.75 TCY + 40 & - & 1.75 TCY + 40 & ns & \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 28-24: TIMER3 AND TIMER5 EXTERNAL CLOCK TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Charac & teristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline TC10 & TtxH & TxCK High Time & Synchronous & TCY + 20 & - & - & ns & Must also meet parameter TC15 \\
\hline TC11 & TtxL & TxCK Low Time & Synchronous & TCY + 20 & - & - & ns & Must also meet parameter TC15 \\
\hline TC15 & TtxP & TxCK Input Period & Synchronous, with prescaler & 2 TCY + 40 & - & - & ns & \[
\begin{array}{|l}
\hline N=\text { prescale } \\
\text { value } \\
(1,8,64,256) \\
\hline
\end{array}
\] \\
\hline TC20 & TCKEXTMRL & Delay from Clock Edge ment & xternal TxCK To Timer Incre- & 0.75 Tcy + 40 & - & 1.75 TCY + 40 & ns & \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.

FIGURE 28-6: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

TABLE 28-25: INPUT CAPTURE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & \multicolumn{2}{|l|}{Characteristic \({ }^{(1)}\)} & Min & Max & Units & Conditions \\
\hline \multirow[t]{2}{*}{IC10} & \multirow[t]{2}{*}{TccL} & \multirow[t]{2}{*}{ICx Input Low Time} & No Prescaler & 0.5 TCY + 20 & - & ns & \multirow[t]{2}{*}{-} \\
\hline & & & With Prescaler & 10 & - & ns & \\
\hline \multirow[t]{2}{*}{IC11} & \multirow[t]{2}{*}{TccH} & \multirow[t]{2}{*}{ICx Input High Time} & No Prescaler & 0.5 TCY + 20 & - & ns & \multirow[t]{2}{*}{-} \\
\hline & & & With Prescaler & 10 & - & ns & \\
\hline IC15 & TccP & \multicolumn{2}{|l|}{ICx Input Period} & \((\mathrm{Tcy} \mathrm{+} \mathrm{40)/N}\) & - & ns & \[
\begin{array}{|l}
N=\text { prescale } \\
\text { value }(1,4,16)
\end{array}
\] \\
\hline
\end{tabular}

FIGURE 28-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

\section*{TABLE 28-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|c|}{} & \multicolumn{3}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 3.0 V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline \hline OC10 & TccF & OCx Output Fall Time & - & - & - & ns & See parameter DO32 \\
\hline OC11 & TccR & OCx Output Rise Time & - & - & - & ns & See parameter DO31 \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 28-8: OC/PWM MODULE TIMING CHARACTERISTICS


TABLE 28-27: SIMPLE OC/PWM MODE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline OC15 & TFD & Fault Input to PWM I/O Change & - & - & TCY + 20 & ns & - \\
\hline OC20 & TfLT & Fault Input Pulse Width & TCY + 20 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 28-28: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{9}{|c|}{} & \multicolumn{2}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated)
\end{tabular}} \\
AC CHARACTERISTICS
\end{tabular}

FIGURE 28-9: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS


FIGURE 28-10: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS


TABLE 28-29: SPIx MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP10 & TscP & Maximum SCK Frequency & - & - & 15 & MHz & See Note 3 \\
\hline SP20 & TscF & SCKx Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP21 & TscR & SCKx Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & \begin{tabular}{l}
TscH2doV, \\
TscL2doV
\end{tabular} & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & TdiV2scH, TdiV2scL & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-11: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = \(x\), SMP = 1) TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

TABLE 28-30: SPIx MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP10 & TscP & Maximum SCK Frequency & - & - & 9 & MHz & See Note 3 \\
\hline SP20 & TscF & SCKx Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP21 & TscR & SCKx Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & TdoV2sc, TdoV2scL & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline SP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-12: SPIx MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = \(x\), SMP = 1) TIMING CHARACTERISTICS


TABLE 28-31: SPIx MASTER MODE (FULL-DUPLEX, CKE \(=0\), CKP \(=x\), SMP \(=1\) ) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP10 & TscP & Maximum SCK Frequency & - & - & 9 & MHz & \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) and see Note 3 \\
\hline SP20 & TscF & SCKx Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP21 & TscR & SCKx Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & TdoV2scH, TdoV2scL & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline SP40 & TdiV2sch, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 111 ns . The clock generated in Master mode must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-13: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP =0) TIMING CHARACTERISTICS


TABLE 28-32: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP70 & TscP & Maximum SCK Input Frequency & - & - & 15 & MHz & See Note 3 \\
\hline SP72 & TscF & SCKx Input Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP73 & TscR & SCKx Input Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & TdoV2scH, TdoV2scL & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline SP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP50 & TssL2scH, TssL2scL & \(\overline{\text { SSx }} \downarrow\) to SCKx \(\uparrow\) or SCKx Input & 120 & - & - & ns & - \\
\hline SP51 & TssH2doZ & \(\overline{\text { SSx }} \uparrow\) to SDOx Output High-Impedance \({ }^{(4)}\) & 10 & - & 50 & ns & - \\
\hline SP52 & \begin{tabular}{l}
TscH2ssH \\
TscL2ssH
\end{tabular} & SSx after SCKx Edge & 1.5 TCY + 40 & - & - & ns & See Note 4 \\
\hline SP60 & TssL2doV & SDOx Data Output Valid after SSx Edge & - & - & 50 & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-14: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

TABLE 28-33: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP70 & TscP & Maximum SCK Input Frequency & - & - & 11 & MHz & See Note 3 \\
\hline SP72 & TscF & SCKx Input Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP73 & TscR & SCKx Input Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & \begin{tabular}{l}
TdoV2scH, \\
TdoV2scL
\end{tabular} & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline SP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP50 & TssL2scH, TssL2scL & \(\overline{\mathrm{SSx}} \downarrow\) to SCKx \(\uparrow\) or SCKx Input & 120 & - & - & ns & - \\
\hline SP51 & TssH2doZ & \(\overline{\mathrm{SSx}} \uparrow\) to SDOx Output High-Impedance \({ }^{(4)}\) & 10 & - & 50 & ns & - \\
\hline SP52 & TscH2ssH TscL2ssH & \(\overline{\text { SSx }}\) after SCKx Edge & 1.5 TCY + 40 & - & - & ns & See Note 4 \\
\hline SP60 & TssL2doV & SDOx Data Output Valid after SSx Edge & - & - & 50 & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-15: SPIx SLAVE MODE (FULL-DUPLEX CKE = 0, CKP \(=1\), \(\operatorname{SMP}=0\) ) TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

TABLE 28-34: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP70 & TscP & Maximum SCK Input Frequency & - & - & 15 & MHz & See Note 3 \\
\hline SP72 & TscF & SCKx Input Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP73 & TscR & SCKx Input Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & TdoV2scH, TdoV2scL & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline SP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP50 & TssL2scH, TssL2scL & \(\overline{\text { SSx }} \downarrow\) to SCKx \(\uparrow\) or SCKx Input & 120 & - & - & ns & - \\
\hline SP51 & TssH2doZ & \(\overline{\text { SSx }} \uparrow\) to SDOx Output High-Impedance \({ }^{(4)}\) & 10 & - & 50 & ns & - \\
\hline SP52 & \begin{tabular}{l}
TscH2ssH \\
TscL2ssH
\end{tabular} & \(\overline{\text { SSx }}\) after SCKx Edge & 1.5 TCY + 40 & - & - & ns & See Note 4 \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 66.7 ns . Therefore, the SCK clock generated by the Master must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-16: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP \(=0\), SMP \(=0\) ) TIMING CHARACTERISTICS


Note: Refer to Figure 28-1 for load conditions.

TABLE 28-35: SPIx SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline SP70 & TscP & Maximum SCK Input Frequency & - & - & 11 & MHz & See Note 3 \\
\hline SP72 & TscF & SCKx Input Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP73 & TscR & SCKx Input Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP30 & TdoF & SDOx Data Output Fall Time & - & - & - & ns & See parameter DO32 and Note 4 \\
\hline SP31 & TdoR & SDOx Data Output Rise Time & - & - & - & ns & See parameter DO31 and Note 4 \\
\hline SP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 6 & 20 & ns & - \\
\hline SP36 & TdoV2scH, TdoV2scL & SDOx Data Output Setup to First SCKx Edge & 30 & - & - & ns & - \\
\hline SP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 30 & - & - & ns & - \\
\hline SP50 & TssL2scH, TssL2scL & \(\overline{\text { SSx }} \downarrow\) to SCKx \(\uparrow\) or SCKx Input & 120 & - & - & ns & - \\
\hline SP51 & TssH2doZ & \(\overline{\text { SSx }} \uparrow\) to SDOx Output High-Impedance \({ }^{(4)}\) & 10 & - & 50 & ns & - \\
\hline SP52 & \begin{tabular}{l}
TscH2ssH \\
TscL2ssH
\end{tabular} & \(\overline{\text { SSx }}\) after SCKx Edge & 1.5 TCY + 40 & - & - & ns & See Note 4 \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated.
3: The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.
4: Assumes 50 pF load on all SPIx pins.

FIGURE 28-17: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)


Note: Refer to Figure 28-1 for load conditions.

FIGURE 28-18: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)


Note: Refer to Figure 28-1 for load conditions.

\section*{TABLE 28-36: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0 V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & \multicolumn{2}{|c|}{Characteristic} & \(\mathbf{M i n}{ }^{(1)}\) & Max & Units & Conditions \\
\hline \multirow[t]{3}{*}{IM10} & \multirow[t]{3}{*}{TLO:SCL} & \multirow[t]{3}{*}{Clock Low Time} & 100 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{S}\) & - \\
\hline & & & 400 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & - \\
\hline & & & 1 MHz mode \({ }^{(2)}\) & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & - \\
\hline \multirow[t]{3}{*}{IM11} & \multirow[t]{3}{*}{THi:SCL} & \multirow[t]{3}{*}{Clock High Time} & 100 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & - \\
\hline & & & 400 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & - \\
\hline & & & 1 MHz mode \(^{(2)}\) & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & - \\
\hline \multirow[t]{3}{*}{IM20} & \multirow[t]{3}{*}{TF:SCL} & \multirow[t]{3}{*}{SDAx and SCLx Fall Time} & 100 kHz mode & - & 300 & ns & \multirow[t]{3}{*}{CB is specified to be from 10 to 400 pF} \\
\hline & & & 400 kHz mode & \(20+0.1\) Cв & 300 & ns & \\
\hline & & & \(1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}\) & - & 100 & ns & \\
\hline \multirow[t]{3}{*}{IM21} & \multirow[t]{3}{*}{TR:SCL} & \multirow[t]{3}{*}{SDAx and SCLx Rise Time} & 100 kHz mode & - & 1000 & ns & \multirow[t]{3}{*}{CB is specified to be from 10 to 400 pF} \\
\hline & & & 400 kHz mode & \(20+0.1\) Cb & 300 & ns & \\
\hline & & & 1 MHz mode \({ }^{(2)}\) & - & 300 & ns & \\
\hline \multirow[t]{3}{*}{IM25} & \multirow[t]{3}{*}{TSU:DAT} & \multirow[t]{3}{*}{Data Input Setup Time} & 100 kHz mode & 250 & - & ns & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 100 & - & ns & \\
\hline & & & 1 MHz mode \(^{(2)}\) & 40 & - & ns & \\
\hline \multirow[t]{3}{*}{IM26} & \multirow[t]{3}{*}{THD:DAT} & \multirow[t]{3}{*}{Data Input Hold Time} & 100 kHz mode & 0 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 0 & 0.9 & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \(^{(2)}\) & 0.2 & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IM30} & \multirow[t]{3}{*}{TSU:STA} & \multirow[t]{3}{*}{Start Condition Setup Time} & 100 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{Only relevant for Repeated Start condition} \\
\hline & & & 400 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \({ }^{(2)}\) & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IM31} & \multirow[t]{3}{*}{THD:STA} & \multirow[t]{3}{*}{Start Condition Hold Time} & 100 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{After this period the first clock pulse is generated} \\
\hline & & & 400 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{S}\) & \\
\hline & & & 1 MHz mode \(^{(2)}\) & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IM33} & \multirow[t]{3}{*}{Tsu:Sto} & \multirow[t]{3}{*}{Stop Condition Setup Time} & 100 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \\
\hline & & & \(1 \mathrm{MHz} \mathrm{mode}{ }^{(2)}\) & TCY/2 (BRG + 1) & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IM34} & \multirow[t]{3}{*}{THD:STO} & \multirow[t]{3}{*}{Stop Condition Hold Time} & 100 kHz mode & TCY/2 (BRG + 1) & - & ns & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & TCY/2 (BRG + 1) & - & ns & \\
\hline & & & 1 MHz mode \(^{(2)}\) & TCY/2 (BRG + 1) & - & ns & \\
\hline \multirow[t]{3}{*}{IM40} & \multirow[t]{3}{*}{TAA:SCL} & \multirow[t]{3}{*}{Output Valid From Clock} & 100 kHz mode & - & 3500 & ns & - \\
\hline & & & 400 kHz mode & - & 1000 & ns & - \\
\hline & & & 1 MHz mode \(^{(2)}\) & - & 400 & ns & - \\
\hline \multirow[t]{3}{*}{IM45} & \multirow[t]{3}{*}{TBF:SDA} & \multirow[t]{3}{*}{Bus Free Time} & 100 kHz mode & 4.7 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{Time the bus must be free before a new transmission can start} \\
\hline & & & 400 kHz mode & 1.3 & - & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \(^{(2)}\) & 0.5 & - & \(\mu \mathrm{s}\) & \\
\hline IM50 & CB & \multicolumn{2}{|l|}{Bus Capacitive Loading} & - & 400 & pF & - \\
\hline IM51 & TPGD & Pulse Gobbler D & elay & 65 & 390 & ns & See Note 3 \\
\hline
\end{tabular}

Note 1: BRG is the value of the \(I^{2} \mathrm{C}\) Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit ( \(\left.I^{2} C^{\text {TM }}\right)\) " (DS70235) in the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest dsPIC33F/PIC24H Family Reference Manual chapters.
2: Maximum pin capacitance \(=10 \mathrm{pF}\) for all I2Cx pins (for 1 MHz mode only).
3: Typical value for this parameter is 130 ns .

FIGURE 28-19: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)


FIGURE 28-20:


TABLE 28-37: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{4}{|l|}{AC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param. & Symbol & \multicolumn{2}{|c|}{Characteristic} & Min & Max & Units & Conditions \\
\hline \multirow[t]{3}{*}{IS10} & \multirow[t]{3}{*}{TLO:SCL} & \multirow[t]{3}{*}{Clock Low Time} & 100 kHz mode & 4.7 & - & \(\mu \mathrm{s}\) & Device must operate at a minimum of 1.5 MHz \\
\hline & & & 400 kHz mode & 1.3 & - & \(\mu \mathrm{s}\) & Device must operate at a minimum of 10 MHz \\
\hline & & & 1 MHz mode \(^{(1)}\) & 0.5 & - & \(\mu \mathrm{s}\) & - \\
\hline \multirow[t]{3}{*}{IS11} & \multirow[t]{3}{*}{THI:SCL} & \multirow[t]{3}{*}{Clock High Time} & 100 kHz mode & 4.0 & - & \(\mu \mathrm{s}\) & Device must operate at a minimum of 1.5 MHz \\
\hline & & & 400 kHz mode & 0.6 & - & \(\mu \mathrm{s}\) & Device must operate at a minimum of 10 MHz \\
\hline & & & 1 MHz mode \(^{(1)}\) & 0.5 & - & \(\mu \mathrm{s}\) & - \\
\hline \multirow[t]{3}{*}{IS20} & \multirow[t]{3}{*}{TF:SCL} & \multirow[t]{3}{*}{SDAx and SCLx Fall Time} & 100 kHz mode & - & 300 & ns & \multirow[t]{3}{*}{Cв is specified to be from 10 to 400 pF} \\
\hline & & & 400 kHz mode & \(20+0.1\) Св & 300 & ns & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & - & 100 & ns & \\
\hline \multirow[t]{3}{*}{IS21} & \multirow[t]{3}{*}{TR:SCL} & \multirow[t]{3}{*}{SDAx and SCLx Rise Time} & 100 kHz mode & - & 1000 & ns & \multirow[t]{3}{*}{Cв is specified to be from 10 to 400 pF} \\
\hline & & & 400 kHz mode & \(20+0.1\) Св & 300 & ns & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & - & 300 & ns & \\
\hline \multirow[t]{3}{*}{IS25} & \multirow[t]{3}{*}{Tsu:DAT} & \multirow[t]{3}{*}{Data Input Setup Time} & 100 kHz mode & 250 & - & ns & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 100 & - & ns & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 100 & - & ns & \\
\hline \multirow[t]{3}{*}{IS26} & \multirow[t]{3}{*}{THD:DAT} & \multirow[t]{3}{*}{Data Input Hold Time} & 100 kHz mode & 0 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 0 & 0.9 & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 0 & 0.3 & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IS30} & \multirow[t]{3}{*}{Tsu:STA} & \multirow[t]{3}{*}{Start Condition Setup Time} & 100 kHz mode & 4.7 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{Only relevant for Repeated Start condition} \\
\hline & & & 400 kHz mode & 0.6 & - & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 0.25 & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IS31} & \multirow[t]{3}{*}{THD:STA} & \multirow[t]{3}{*}{Start Condition Hold Time} & 100 kHz mode & 4.0 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{After this period, the first clock pulse is generated} \\
\hline & & & 400 kHz mode & 0.6 & - & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 0.25 & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IS33} & \multirow[t]{3}{*}{Tsu:sto} & \multirow[t]{3}{*}{Stop Condition Setup Time} & 100 kHz mode & 4.7 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 0.6 & - & \(\mu \mathrm{s}\) & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 0.6 & - & \(\mu \mathrm{s}\) & \\
\hline \multirow[t]{3}{*}{IS34} & \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { THD:ST } \\
& \text { O }
\end{aligned}
\]} & \multirow[t]{3}{*}{Stop Condition Hold Time} & 100 kHz mode & 4000 & - & ns & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 600 & - & ns & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 250 & & ns & \\
\hline \multirow[t]{3}{*}{IS40} & \multirow[t]{3}{*}{TAA:SCL} & \multirow[t]{3}{*}{Output Valid From Clock} & 100 kHz mode & 0 & 3500 & ns & \multirow[t]{3}{*}{-} \\
\hline & & & 400 kHz mode & 0 & 1000 & ns & \\
\hline & & & 1 MHz mode \({ }^{(1)}\) & 0 & 350 & ns & \\
\hline \multirow[t]{3}{*}{IS45} & \multirow[t]{3}{*}{TBF:SDA} & \multirow[t]{3}{*}{Bus Free Time} & 100 kHz mode & 4.7 & - & \(\mu \mathrm{s}\) & \multirow[t]{3}{*}{Time the bus must be free before a new transmission can start} \\
\hline & & & 400 kHz mode & 1.3 & - & \(\mu \mathrm{s}\) & \\
\hline & & & \(1 \mathrm{MHz} \mathrm{mode}{ }^{(1)}\) & 0.5 & - & \(\mu \mathrm{s}\) & \\
\hline IS50 & Св & \multicolumn{2}{|l|}{Bus Capacitive Loading} & - & 400 & pF & - \\
\hline
\end{tabular}

Note 1: Maximum pin capacitance \(=10 \mathrm{pF}\) for all I2Cx pins (for 1 MHz mode only).

FIGURE 28-21: ECAN \({ }^{\text {TM }}\) MODULE I/O TIMING CHARACTERISTICS


TABLE 28-38: ECAN \({ }^{\text {TM }}\) MODULE I/O TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline AC CHAR & CTERISTI & & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ \({ }^{(2)}\) & Max & Units & Conditions \\
\hline CA10 & TioF & Port Output Fall Time & - & - & - & ns & See parameter D032 \\
\hline CA11 & TioR & Port Output Rise Time & - & - & - & ns & See parameter D031 \\
\hline CA20 & Tcwf & Pulse Width to Trigger CAN Wake-up Filter & 120 & & & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Data in "Typ" column is at \(3.3 \mathrm{~V}, 25^{\circ} \mathrm{C}\) unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 28-39: ADC MODULE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\[
\begin{array}{|l}
\hline \text { Standard Operating Conditions: } 3.0 \mathrm{~V} \text { to } 3.6 \mathrm{~V} \\
\text { (unless otherwise stated) } \\
\text { Operating temperature }-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C} \text { for Industrial } \\
\\
-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C} \text { for Extended }
\end{array}
\]} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Device Supply} \\
\hline AD01 & AVDD & Module VDD Supply & Greater of VDD-0.3 or 3.0 & - & Lesser of VDD +0.3 or 3.6 & V & - \\
\hline AD02 & AVss & Module Vss Supply & Vss - 0.3 & - & Vss + 0.3 & V & - \\
\hline \multicolumn{8}{|c|}{Reference Inputs} \\
\hline AD05 & VREFH & Reference Voltage High & AVss + 2.5 & - & AVDD & V & \\
\hline AD05a & & & 3.0 & - & 3.6 & V & \[
\begin{aligned}
& \text { VREFH }=\text { AVDD } \\
& \text { VREFL }=\text { AVSS }=0
\end{aligned}
\] \\
\hline AD06 & VREFL & Reference Voltage Low & AVss & - & AVDD - 2.5 & V & \\
\hline AD06a & & & 0 & - & 0 & V & \[
\begin{aligned}
& \text { VREFH }=\text { AVDD } \\
& \text { VREFL }=\text { AVSS }=0
\end{aligned}
\] \\
\hline AD07 & VREF & Absolute Reference Voltage & 2.5 & - & 3.6 & V & VREF \(=\) VREFH - Vrefl \\
\hline AD08 & IREF & Current Drain & - & - & 10 & \(\mu \mathrm{A}\) & ADC off \\
\hline AD09 & IAD & Operating Current & - & \[
\begin{aligned}
& \hline 7.0 \\
& 2.7
\end{aligned}
\] & \[
\begin{aligned}
& \hline 9.0 \\
& 3.2
\end{aligned}
\] & \[
\begin{aligned}
& \mathrm{mA} \\
& \mathrm{~mA}
\end{aligned}
\] & ADC operating in 10-bit mode, see Note 1 ADC operating in 12-bit mode, see Note 1 \\
\hline \multicolumn{8}{|c|}{Analog Input} \\
\hline AD12 & VINH & Input Voltage Range VINH & VINL & - & VREFH & V & This voltage reflects Sample and Hold Channels 0, 1, 2, and \(3(\mathrm{CHO}-\mathrm{CH} 3)\), positive input \\
\hline AD13 & VINL & Input Voltage Range VINL & VRefl & - & AVss + 1V & V & This voltage reflects Sample and Hold Channels 0, 1, 2, and 3 (CH0-CH3), negative input \\
\hline AD17 & RIN & Recommended Impedance of Analog Voltage Source & - & - & \[
\begin{aligned}
& 200 \\
& 200
\end{aligned}
\] & \[
\begin{aligned}
& \Omega \\
& \Omega
\end{aligned}
\] & \[
\begin{aligned}
& \text { 10-bit ADC } \\
& \text { 12-bit ADC }
\end{aligned}
\] \\
\hline
\end{tabular}

Note 1: These parameters are not characterized or tested in manufacturing.

TABLE 28-40: ADC MODULE SPECIFICATIONS (12-BIT MODE)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (12-bit Mode) - Measurements with external Vref+/Vref-} \\
\hline AD20a & Nr & Resolution \({ }^{(1)}\) & & data & & bits & \\
\hline AD21a & INL & Integral Nonlinearity & -2 & - & +2 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS = VREFL }=0 \mathrm{~V}, \\
& \text { AVDD = VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD22a & DNL & Differential Nonlinearity & >-1 & - & <1 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS = VREFL = OV, } \\
& \text { AVDD = VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD23a & GERR & Gain Error & - & 3.4 & 10 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD24a & EofF & Offset Error & - & 0.9 & 5 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD25a & - & Monotonicity & - & - & - & - & Guaranteed \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (12-bit Mode) - Measurements with internal Vref+/Vref-} \\
\hline AD20a & Nr & Resolution \({ }^{(1)}\) & & data & & bits & \\
\hline AD21a & INL & Integral Nonlinearity & -2 & - & +2 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD22a & DNL & Differential Nonlinearity & >-1 & - & <1 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD23a & GERR & Gain Error & 2 & 10.5 & 20 & LSb & \(\mathrm{VINL}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{AV} \mathrm{DD}=3.6 \mathrm{~V}\) \\
\hline AD24a & Eoff & Offset Error & 2 & 3.8 & 10 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD25a & - & Monotonicity & - & - & - & - & Guaranteed \\
\hline \multicolumn{8}{|c|}{Dynamic Performance (12-bit Mode)} \\
\hline AD30a & THD & Total Harmonic Distortion & - & - & -75 & dB & - \\
\hline AD31a & SINAD & Signal to Noise and Distortion & 68.5 & 69.5 & - & dB & - \\
\hline AD32a & SFDR & Spurious Free Dynamic Range & 80 & - & - & dB & - \\
\hline AD33a & FNYQ & Input Signal Bandwidth & - & - & 250 & kHz & - \\
\hline AD34a & ENOB & Effective Number of Bits & 11.09 & 11.3 & - & bits & - \\
\hline
\end{tabular}

Note 1: Injection currents > \(|0|\) can affect the ADC results by approximately 4 to 6 counts (i.e., VIH source > (VDD + 0.3 V ) or VIL source \(<(\) Vss -0.3 V ).

TABLE 28-41: ADC MODULE SPECIFICATIONS (10-BIT MODE)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (10-bit Mode) - Measurements with external Vref+/Vref-} \\
\hline AD20b & Nr & Resolution \({ }^{(1)}\) & & data & & bits & \\
\hline AD21b & INL & Integral Nonlinearity & -1.5 & - & +1.5 & LSb & \[
\begin{aligned}
& \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \mathrm{AVDD}=\mathrm{VREFH}=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD22b & DNL & Differential Nonlinearity & >-1 & - & < 1 & LSb & \[
\begin{aligned}
& \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD23b & GERR & Gain Error & - & 3 & 6 & LSb & \[
\begin{aligned}
& \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD24b & Eoff & Offset Error & - & 2 & 5 & LSb & \[
\begin{aligned}
& \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \mathrm{AVDD}=\mathrm{VREFH}=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline AD25b & - & Monotonicity & - & - & - & - & Guaranteed \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (10-bit Mode) - Measurements with internal Vref+/Vref-} \\
\hline AD20b & Nr & Resolution \({ }^{(1)}\) & & data & & bits & \\
\hline AD21b & INL & Integral Nonlinearity & -1 & - & +1 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD22b & DNL & Differential Nonlinearity & >-1 & - & < 1 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD23b & GERR & Gain Error & 3 & 7 & 15 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD24b & Eoff & Offset Error & 1.5 & 3 & 7 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline AD25b & - & Monotonicity & - & - & - & - & Guaranteed \\
\hline \multicolumn{8}{|c|}{Dynamic Performance (10-bit Mode)} \\
\hline AD30b & THD & Total Harmonic Distortion & - & - & -64 & dB & - \\
\hline AD31b & SINAD & Signal to Noise and Distortion & 57 & 58.5 & - & dB & - \\
\hline AD32b & SFDR & Spurious Free Dynamic Range & 72 & - & - & dB & - \\
\hline AD33b & FNYQ & Input Signal Bandwidth & - & - & 550 & kHz & - \\
\hline AD34b & ENOB & Effective Number of Bits & 9.16 & 9.4 & - & bits & - \\
\hline
\end{tabular}

Note 1: Injection currents \(>|0|\) can affect the ADC results by approximately 4-6 counts.

FIGURE 28-22: ADC CONVERSION (12-BIT MODE) TIMING CHARACTERISTICS
(ASAM \(=0\), SSRC \(<2: 0>=000\) )


TABLE 28-42: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0 V to 3.6 V (unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ \({ }^{(2)}\) & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Clock Parameters \({ }^{(1)}\)} \\
\hline AD50 & TAD & ADC Clock Period & 117.6 & - & - & ns & - \\
\hline AD51 & tRC & ADC Internal RC Oscillator Period & - & 250 & - & ns & - \\
\hline \multicolumn{8}{|c|}{Conversion Rate} \\
\hline AD55 & tCONV & Conversion Time & - & 14 TAD & & ns & - \\
\hline AD56 & FCNV & Throughput Rate & - & - & 500 & Ksps & - \\
\hline AD57 & TsAMP & Sample Time & 3 TAD & - & - & - & - \\
\hline \multicolumn{8}{|c|}{Timing Parameters} \\
\hline AD60 & tPCS & Conversion Start from Sample Trigger \({ }^{(2)}\) & 2 TAD & - & 3 TAD & - & Auto convert trigger not selected \\
\hline AD61 & tPSS & Sample Start from Setting Sample (SAMP) bit \({ }^{(2)}\) & 2 TAD & - & 3 TAD & - & - \\
\hline AD62 & tcss & Conversion Completion to Sample Start (ASAM = 1) \({ }^{(\mathbf{2})}\) & - & 0.5 TAD & - & - & - \\
\hline AD63 & tDPU & Time to Stabilize Analog Stage from ADC Off to ADC On \({ }^{(2,3)}\) & - & - & 20 & \(\mu \mathrm{s}\) & - \\
\hline
\end{tabular}

Note 1: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
2: These parameters are characterized but not tested in manufacturing.
3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.

FIGURE 28-23: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS
(CHPS \(\langle 1: 0>=01\), SIMSAM \(=0\), ASAM \(=0, S S R C<2: 0>=000\) )


FIGURE 28-24: ADC CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (CHPS<1:0> \(=01\), SIMSAM \(=0\), ASAM \(=1\), SSRC \(<2: 0>=111\), SAMC \(<4: 0>=00001\) )


TABLE 28-43: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ \({ }^{(1)}\) & Max. & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Clock Parameters} \\
\hline AD50 & TAD & ADC Clock Period & 76 & - & - & ns & - \\
\hline AD51 & tRC & ADC Internal RC Oscillator Period & - & 250 & - & ns & - \\
\hline \multicolumn{8}{|c|}{Conversion Rate} \\
\hline AD55 & tCONV & Conversion Time & - & 12 TAD & - & - & - \\
\hline AD56 & FcNv & Throughput Rate & - & - & 1.1 & Msps & - \\
\hline AD57 & TSAMP & Sample Time & 2 TAD & - & - & - & - \\
\hline \multicolumn{8}{|c|}{Timing Parameters} \\
\hline AD60 & tPCS & Conversion Start from Sample Trigger \({ }^{(1)}\) & 2 TAD & - & 3 TAD & - & Auto-Convert Trigger not selected \\
\hline AD61 & tPSS & Sample Start from Setting Sample (SAMP) bit \({ }^{(1)}\) & 2 TAD & - & 3 TAD & - & - \\
\hline AD62 & tcss & Conversion Completion to Sample Start (ASAM =1) \()^{(1)}\) & - & 0.5 TAD & - & - & - \\
\hline AD63 & tDPU & Time to Stabilize Analog Stage from ADC Off to ADC On \({ }^{(1,3)}\) & - & - & 20 & \(\mu \mathrm{s}\) & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Because the sample caps eventually loses charge, clock rates below 10 kHz may affect linearity performance, especially at elevated temperatures.
3: The tDPU is the time required for the ADC module to stabilize at the appropriate level when the module is turned on (ADxCON1<ADON>='1'). During this time, the ADC result is indeterminate.

\section*{TABLE 28-44: COMPARATOR TIMING SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline 300 & TRESP & Response Time \({ }^{(1,2)}\) & - & 150 & 400 & ns & - \\
\hline 301 & Tmc2ov & Comparator Mode Change to Output Valid \({ }^{(1)}\) & - & - & 10 & \(\mu \mathrm{s}\) & - \\
\hline
\end{tabular}

Note 1: Parameters are characterized but not tested.
2: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 28-45: COMPARATOR MODULE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline D300 & VIOFF & Input Offset Voltage \({ }^{(1)}\) & - & \(\pm 10\) & - & mV & - \\
\hline D301 & VICM & Input Common Mode Voltage \({ }^{(1)}\) & 0 & - & AVDD-1.5V & V & - \\
\hline D302 & CMRR & Common Mode Rejection Ratio \({ }^{(1)}\) & -54 & - & - & dB & - \\
\hline
\end{tabular}

Note 1: Parameters are characterized but not tested.

TABLE 28-46: COMPARATOR REFERENCE VOLTAGE SETTLING TIME SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline VR310 & TSET & Settling Time \({ }^{(1)}\) & - & - & 10 & \(\mu \mathrm{s}\) & \\
\hline
\end{tabular}

Note 1: Setting time measured while CVRR = 1 and CVR3:CVR0 bits transition from ' 0000 ' to ' 1111 '.

TABLE 28-47: COMPARATOR REFERENCE VOLTAGE SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline VRD310 & CVReS & Resolution & CVRSRC/24 & - & CVRSRC/32 & LSb & - \\
\hline VRD311 & CVRAA & Absolute Accuracy & - & - & 0.5 & LSb & - \\
\hline VRD312 & CVRUR & Unit Resistor Value (R) & - & 2k & - & \(\Omega\) & - \\
\hline
\end{tabular}

FIGURE 28-25: PARALLEL SLAVE PORT TIMING DIAGRAM


TABLE 28-48: SETTING TIME SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0 V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline \[
\begin{aligned}
& \text { Param } \\
& \text { No. }
\end{aligned}
\] & Symbol & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline PS1 & TdtV2wrH & Data in Valid before \(\overline{\mathrm{WR}}\) or \(\overline{\mathrm{CS}}\) Inactive (setup time) & 20 & - & - & ns & - \\
\hline PS2 & TwrH2dtI & \(\overline{\mathrm{WR}}\) or \(\overline{\mathrm{CS}}\) Inactive to Data-In Invalid (hold time) & 20 & - & - & ns & - \\
\hline PS3 & TrdL2dtV & \(\overline{\mathrm{RD}}\) and \(\overline{\mathrm{CS}}\) to Active Data-Out Valid & - & - & 80 & ns & - \\
\hline PS4 & TrdH2dtl & \(\overline{\mathrm{RD}}\) Active or \(\overline{\mathrm{CS}}\) Inactive to Data-Out Invalid & 10 & - & 30 & ns & - \\
\hline
\end{tabular}

FIGURE 28-26: PARALLEL MASTER PORT READ TIMING DIAGRAM


TABLE 28-49: PARALLEL MASTER PORT READ TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline AC CHA & RACTERISTICS & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline PM1 & PMALL/PMALH Pulse Width & - & 0.5 Tcy & - & ns & - \\
\hline PM2 & Address Out Valid to PMALL/PMALH Invalid (address setup time) & - & 0.75 Tcy & - & ns & - \\
\hline PM3 & PMALL/PMALH Invalid to Address Out Invalid (address hold time) & - & 0.25 TCY & - & ns & - \\
\hline PM5 & PMRD Pulse Width & - & 0.5 TCY & - & ns & - \\
\hline PM6 & PMRD or PMENB Active to Data In Valid (data setup time) & 150 & - & - & ns & - \\
\hline PM7 & PMRD or PMENB Inactive to Data In Invalid (data hold time) & - & - & 5 & ns & - \\
\hline
\end{tabular}

FIGURE 28-27: PARALLEL MASTER PORT WRITE TIMING DIAGRAM


TABLE 28-50: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline AC CHA & ARACTERISTICS & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline PM11 & PMWR Pulse Width & - & 0.5 Tcy & - & ns & - \\
\hline PM12 & Data Out Valid before PMWR or PMENB goes Inactive (data setup time) & - & - & - & ns & - \\
\hline PM13 & PMWR or PMEMB Invalid to Data Out Invalid (data hold time) & - & - & - & ns & - \\
\hline PM16 & PMCSx Pulse Width & TCY - 5 & - & - & ns & - \\
\hline
\end{tabular}

TABLE 28-51: DMA READ/WRITE TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+85^{\circ} \mathrm{C}\) for Industrial \\
\(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+125^{\circ} \mathrm{C}\) for Extended
\end{tabular}} \\
\hline Param No. & Characteristic & Min. & Typ & Max. & Units & Conditions \\
\hline DM1 & DMA Read/Write Cycle Time & - & - & 1 TCY & ns & - \\
\hline
\end{tabular}

\subsection*{29.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS}

This section provides an overview of PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 electrical characteristics for devices operating in an ambient temperature range of \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\).
The specifications between \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\) are identical to those shown in Section \(28.0^{\prime \prime E l e c t r i c a l ~ C h a r a c t e r i s t i c s " ~}\) for operation between \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\), with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in Section 28.0 "Electrical Characteristics" is the Industrial and Extended temperature equivalent of HDC10.
Absolute maximum ratings for the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

\section*{Absolute Maximum Ratings \({ }^{(1)}\)}

Ambient temperature under bias \({ }^{(4)}\)...................................................................................................... \(-40^{\circ} \mathrm{C}\) to \(+150^{\circ} \mathrm{C}\)
Storage temperature ............................................................................................................................. \(-65^{\circ} \mathrm{C}\) to \(+160^{\circ} \mathrm{C}\)
Voltage on VDD with respect to Vss ......................................................................................................... -0.3 V to +4.0 V
Voltage on any pin that is not 5 V tolerant with respect to \(\mathrm{Vss}{ }^{(5)}\)................................................... 0.3 V to (VDD +0.3 V )
Voltage on any 5 V tolerant pin with respect to V ss when \(\mathrm{VDD}<3.0 \mathrm{~V}^{(5)}\)....................................... -0.3 V to (VDD +0.3 V )

Maximum current out of Vss pin ............................................................................................................................. 60 mA
Maximum current into VDD pin \(^{(2)}\).............................................................................................................................. 60 mA
Maximum junction temperature............................................................................................................................. \(+155^{\circ} \mathrm{C}\)
Maximum current sourced/sunk by any \(2 x \mathrm{I} / \mathrm{O}\) pin \({ }^{(3)}\)................................................................................................ 2 mA
Maximum current sourced/sunk by any 4 x I/O pin \({ }^{(3)}\)................................................................................................ 4 mA
Maximum current sourced/sunk by any \(8 \mathrm{xI} / \mathrm{O} \mathrm{pin}^{(3)}\)............................................................................................... 8 mA
Maximum current sunk by all ports combined ........................................................................................................ 70 mA
Maximum current sourced by all ports combined \({ }^{(2)}\)................................................................................................. 70 mA
Note 1: Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
2: Maximum allowable current is a function of device maximum power dissipation (see Table 29-2).
3: Unlike devices at \(125^{\circ} \mathrm{C}\) and below, the specifications in this section also apply to the CLKOUT, VREF+, VREF-, SCLx, SDAx, PGCx and PGDx pins.
4: AEC-Q100 reliability testing for devices intended to operate at \(150^{\circ} \mathrm{C}\) is 1,000 hours. Any design in which the total operating time from \(125^{\circ} \mathrm{C}\) to \(150^{\circ} \mathrm{C}\) will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
5: Refer to the "Pin Diagrams" section for 5V tolerant pins.

\subsection*{29.1 High Temperature DC Characteristics}

\section*{TABLE 29-1: OPERATING MIPS VS. VOLTAGE}
\begin{tabular}{|c|c|c|c|}
\hline & Max MIPS \\
Characteristic & \begin{tabular}{c} 
VDD Range \\
(in Volts)
\end{tabular} & \begin{tabular}{c} 
Temperature Range \\
(in \({ }^{\circ} \mathrm{C}\) )
\end{tabular} & \begin{tabular}{c} 
PIC24HJ32GP302/304, \\
PIC24HJ64GPX02/X04 and \\
PIC24HJ128GPX02/X04
\end{tabular} \\
\cline { 3 - 4 } & & & 20 \\
\hline \hline
\end{tabular}

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

TABLE 29-2: THERMAL OPERATING CONDITIONS
\begin{tabular}{|c|c|c|c|c|c|}
\hline Rating & Symbol & Min & Typ & Max & Unit \\
\hline High Temperature Devices & & & & & \\
\hline Operating Junction Temperature Range & TJ & -40 & - & +155 & \({ }^{\circ} \mathrm{C}\) \\
\hline Operating Ambient Temperature Range & TA & -40 & - & +150 & \({ }^{\circ} \mathrm{C}\) \\
\hline Power Dissipation: Internal chip power dissipation:
\[
\text { PINT }=\text { VDD x }(\mathrm{IDD}-\Sigma \mathrm{IOH})
\] & Pd & \multicolumn{3}{|c|}{\multirow[t]{2}{*}{PINT + PI/o}} & W \\
\hline I/O Pin Power Dissipation:
\[
\mathrm{I} / \mathrm{O}=\Sigma(\{\mathrm{VDD}-\mathrm{VOH}\} \mathrm{x} \mathrm{IOH})+\Sigma(\text { Vol } \mathrm{x} \text { IoL })
\] & & & & & \\
\hline Maximum Allowed Power Dissipation & Pdmax & \multicolumn{3}{|c|}{\((\mathrm{TJ}-\mathrm{TA}) / \theta \mathrm{JA}\)} & W \\
\hline
\end{tabular}

\section*{TABLE 29-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature
\end{tabular}} \\
\hline Parameter No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline \multicolumn{8}{|l|}{Operating Voltage} \\
\hline \multirow[t]{2}{*}{HDC10} & \multicolumn{7}{|l|}{Supply Voltage} \\
\hline & VDD & - & 3.0 & 3.3 & 3.6 & V & \(-40^{\circ} \mathrm{C}\) to \(+140^{\circ} \mathrm{C}\) \\
\hline
\end{tabular}

Note 1: Device is functional at VBORMIN < VDD < VDDMIN. Analog modules such as the ADC will have degraded performance. Device functionality is tested but not characterized.

TABLE 29-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)
\begin{tabular}{|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{4}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+150^{\circ} \mathrm{C}\) for High Temperature
\end{tabular}} \\
\hline Parameter No. & Typical & Max & Units & & & Conditions \\
\hline \multicolumn{7}{|l|}{Power-Down Current (IPD)} \\
\hline HDC60e & 250 & 2000 & \(\mu \mathrm{A}\) & \(+150^{\circ} \mathrm{C}\) & 3.3 V & Base Power-Down Current \({ }^{(1,3)}\) \\
\hline HDC61c & 3 & 5 & \(\mu \mathrm{A}\) & \(+150^{\circ} \mathrm{C}\) & 3.3 V & Watchdog Timer Current: IIWDT \(^{(2,4)}\) \\
\hline
\end{tabular}

Note 1: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled to Vss. WDT, etc., are all switched off, and VREGS (RCON \(<8>\) ) \(=1\).
2: The \(\Delta\) current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
3: These currents are measured on the device containing the most memory in this family.
4: These parameters are characterized, but are not tested in manufacturing.

\section*{TABLE 29-5: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+150^{\circ} \mathrm{C}\) for High Temperature
\end{tabular}} \\
\hline Parameter No. & Typical \({ }^{(1)}\) & Max & \begin{tabular}{l}
Doze \\
Ratio
\end{tabular} & Units & & Con & \\
\hline HDC72a & 39 & 45 & 1:2 & mA & \multirow{3}{*}{\(+150^{\circ} \mathrm{C}\)} & \multirow{3}{*}{3.3V} & \multirow{3}{*}{20 MIPS} \\
\hline HDC72f & 18 & 25 & 1:64 & mA & & & \\
\hline HDC72g & 18 & 25 & 1:128 & mA & & & \\
\hline
\end{tabular}

Note 1: Parameters with Doze ratios of 1:2 and 1:64 are characterized, but are not tested in manufacturing.

TABLE 29-6: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature
\end{tabular}} \\
\hline Param. & Symbol & Characteristic & Min. & Typ. & Max. & Units & Conditions \\
\hline \multirow{3}{*}{DO10} & \multirow{3}{*}{VoL} & \begin{tabular}{l}
Output Low Voltage I/O Pins: \\
2x Sink Driver Pins - RA2, RA7- \\
RA10, RB10, RB11, RB7, RB4, RC3-RC9
\end{tabular} & - & - & 0.4 & V & \begin{tabular}{l}
\[
\mathrm{IOL} \leq 1.8 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}
\] \\
See Note 1
\end{tabular} \\
\hline & & \begin{tabular}{l}
Output Low Voltage I/O Pins: \\
4x Sink Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2
\end{tabular} & - & - & 0.4 & V & \[
\begin{gathered}
\text { IoL } \leq 3.6 \mathrm{~mA}, \text { VDD }=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \begin{tabular}{l}
Output Low Voltage \\
I/O Pins: \\
8x Sink Driver Pins - RA3, RA4
\end{tabular} & - & - & 0.4 & V & \begin{tabular}{l}
\(\mathrm{IOL} \leq 6 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}\) \\
See Note 1
\end{tabular} \\
\hline \multirow{3}{*}{DO20} & \multirow{3}{*}{VoH} & \begin{tabular}{l}
Output High Voltage \\
I/O Pins: \\
2x Source Driver Pins - RA2, \\
RA7-RA10, RB4, RB7, RB10, \\
RB11, RC3-RC9
\end{tabular} & 2.4 & - & - & V & \[
\begin{gathered}
\mathrm{IOL} \geq-1.8 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \begin{tabular}{l}
Output High Voltage \\
I/O Pins: \\
4x Source Driver Pins - RA0, \\
RA1, RB0-RB3, RB5, RB6, RB8, \\
RB9, RB12-RB15, RC0-RC2
\end{tabular} & 2.4 & - & - & V & \[
\begin{gathered}
\mathrm{IOL} \geq-3 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \begin{tabular}{l}
Output High Voltage I/O Pins: \\
8x Source Driver Pins - RA4, RA3
\end{tabular} & 2.4 & - & - & V & \[
\begin{gathered}
\mathrm{IOL} \geq-6 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline \multirow{9}{*}{DO20A} & \multirow{9}{*}{Vor1} & \multirow[t]{3}{*}{\begin{tabular}{l}
Output High Voltage I/O Pins: \\
2x Source Driver Pins - RA2, RA7-RA10, RB4, RB7, RB10, RB11, RC3-RC9
\end{tabular}} & 1.5 & - & - & \multirow{3}{*}{V} & \[
\begin{gathered}
\mathrm{IOH} \geq-1.9 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 2.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-1.85 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 3.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-1.4 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \multirow[t]{3}{*}{Output High Voltage 4x Source Driver Pins - RA0, RA1, RB0-RB3, RB5, RB6, RB8, RB9, RB12-RB15, RC0-RC2} & 1.5 & - & - & \multirow{3}{*}{V} & \[
\begin{gathered}
\mathrm{IOH} \geq-3.9 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 2.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-3.7 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 3.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-2 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & \multirow[t]{3}{*}{\begin{tabular}{l}
Output High Voltage I/O Pins: \\
8x Source Driver Pins - RA3, RA4
\end{tabular}} & 1.5 & - & - & \multirow{3}{*}{V} & \[
\begin{gathered}
\mathrm{IOH} \geq-7.5 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 2.0 & - & - & & \[
\begin{gathered}
\mathrm{IOH} \geq-6.8 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V} \\
\text { See Note } 1
\end{gathered}
\] \\
\hline & & & 3.0 & - & - & & \begin{tabular}{l}
\[
\mathrm{IOH} \geq-3 \mathrm{~mA}, \mathrm{VDD}=3.3 \mathrm{~V}
\] \\
See Note 1
\end{tabular} \\
\hline
\end{tabular}

Note 1: Parameters are characterized, but not tested.

\section*{TABLE 29-7: DC CHARACTERISTICS: PROGRAM MEMORY}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{3}{|l|}{DC CHARACTERISTICS} & \multicolumn{5}{|l|}{\begin{tabular}{l}
Standard Operating Conditions: 3.0V to 3.6 V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature
\end{tabular}} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline \[
\begin{aligned}
& \text { HD130 } \\
& \text { HD134 }
\end{aligned}
\] & \begin{tabular}{l}
Ep \\
Tretd
\end{tabular} & \begin{tabular}{l}
Program Flash Memory \\
Cell Endurance Characteristic Retention
\end{tabular} & \[
\begin{gathered}
10,000 \\
20
\end{gathered}
\] & - & - & \[
\begin{aligned}
& \text { E/W } \\
& \text { Year }
\end{aligned}
\] & \begin{tabular}{l}
\[
-40^{\circ} \mathrm{C} \text { to }+150^{\circ} \mathrm{C}^{(2)}
\] \\
1000 E/W cycles or less and no other specifications are violated
\end{tabular} \\
\hline
\end{tabular}

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.
2: Programming of the Flash memory is allowed up to \(150^{\circ} \mathrm{C}\).

\subsection*{29.2 AC Characteristics and Timing Parameters}

The information contained in this section defines PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in Section 28.2 "AC Characteristics and Timing Parameters", with the exception of the parameters listed in this section.
Parameters in this section begin with an H , which denotes High temperature. For example, parameter OS53 in Section 28.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS 53 .

TABLE 29-8: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC
\begin{tabular}{|l|l|}
\hline & \begin{tabular}{l} 
Standard Operating Conditions: 3.0V to 3.6V \\
(unless otherwise stated) \\
Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature \\
Operating voltage VDD range as described in Table 29-1.
\end{tabular} \\
\hline
\end{tabular}

FIGURE 29-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS


TABLE 29-9: PLL CLOCK TIMING SPECIFICATIONS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|c|}{ AC } \\
CHARACTERISTICS & \multicolumn{5}{|c|}{\begin{tabular}{l} 
Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\
Operating temperature \\
\(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+150^{\circ} \mathrm{C}\) for High Temperature
\end{tabular}} \\
\hline \begin{tabular}{c} 
Param \\
No.
\end{tabular} & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline \hline HOS53 & DCLK & CLKO Stability (Jitter) \(^{(1)}\) & -5 & 0.5 & 5 & \(\%\) & \begin{tabular}{l} 
Measured over 100 ms \\
period
\end{tabular} \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are not tested in manufacturing.

TABLE 29-10: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
\[
\mathrm{AC}
\] \\
CHARACTERISTICS
\end{tabular}} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline HSP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 10 & 25 & ns & - \\
\hline HSP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 28 & - & - & ns & - \\
\hline HSP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 35 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 29-11: SPIx MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline HSP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & 10 & 25 & ns & - \\
\hline HSP36 & TdoV2sc, TdoV2scL & SDOx Data Output Setup to First SCKx Edge & 35 & - & - & ns & - \\
\hline HSP40 & TdiV2sch, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 28 & - & - & ns & - \\
\hline HSP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 35 & - & - & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 29-12: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CHARA & \begin{tabular}{l}
AC \\
CTERISTICS
\end{tabular} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline HSP35 & TscH2doV, TscL2doV & SDOx Data Output Valid after SCKx Edge & - & - & 35 & ns & - \\
\hline HSP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 25 & - & - & ns & - \\
\hline HSP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 25 & - & - & ns & - \\
\hline HSP51 & TssH2doZ & \(\overline{\mathrm{SSx}} \uparrow\) to SDOx Output High-Impedance & 15 & - & 55 & ns & See Note 2 \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Assumes 50 pF load on all SPIx pins.

TABLE 29-13: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{\begin{tabular}{l}
AC \\
CHARACTERISTICS
\end{tabular}} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic \({ }^{(1)}\) & Min & Typ & Max & Units & Conditions \\
\hline HSP35 & \begin{tabular}{l}
TscH2doV, \\
TscL2doV
\end{tabular} & SDOx Data Output Valid after SCKx Edge & - & - & 35 & ns & - \\
\hline HSP40 & TdiV2scH, TdiV2scL & Setup Time of SDIx Data Input to SCKx Edge & 25 & - & - & ns & - \\
\hline HSP41 & TscH2diL, TscL2diL & Hold Time of SDIx Data Input to SCKx Edge & 25 & - & - & ns & - \\
\hline HSP51 & TssH2doZ & \(\overline{S S x} \uparrow\) to SDOx Output High-Impedance & 15 & - & 55 & ns & See Note 2 \\
\hline HSP60 & TssL2doV & SDOx Data Output Valid after SSx Edge & - & - & 55 & ns & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.
2: Assumes 50 pF load on all SPIx pins.

\section*{TABLE 29-14: ADC MODULE SPECIFICATIONS}
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CHARA & C ERISTICS & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq T \mathrm{~A} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Reference Inputs} \\
\hline HAD08 & IREF & Current Drain & - & 250 & \[
\begin{gathered}
600 \\
50
\end{gathered}
\] & \(\mu \mathrm{A}\) \(\mu \mathrm{A}\) & ADC operating, See Note 1 ADC off, See Note 1 \\
\hline
\end{tabular}

Note 1: These parameters are not characterized or tested in manufacturing.
2: These parameters are characterized, but are not tested in manufacturing.

TABLE 29-15: ADC MODULE SPECIFICATIONS (12-BIT MODE)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CHARAC & TERISTICS & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (12-bit Mode) - Measurements with External Vref+/Vref- \({ }^{(1)}\)} \\
\hline HAD20a & Nr & Resolution \({ }^{(3)}\) & \multicolumn{3}{|c|}{12 data bits} & bits & - - \\
\hline HAD21a & INL & Integral Nonlinearity & -2 & - & +2 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline HAD22a & DNL & Differential Nonlinearity & >-1 & - & < 1 & LSb & \[
\begin{aligned}
& \text { VINL }=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline HAD23a & GERR & Gain Error & -2 & - & 10 & LSb & \[
\begin{aligned}
& \mathrm{VINL}=\mathrm{AVSS}=\mathrm{VREFL}=0 \mathrm{~V}, \\
& \text { AVDD }=\mathrm{VREFH}=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline HAD24a & EOFF & Offset Error & -3 & - & 5 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (12-bit Mode) - Measurements with Internal Vref+/Vref- \({ }^{(1)}\)} \\
\hline HAD20a & Nr & Resolution \({ }^{(3)}\) & & data & & bits & - - \\
\hline HAD21a & INL & Integral Nonlinearity & -2 & - & +2 & LSb & \(\mathrm{VINL}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline HAD22a & DNL & Differential Nonlinearity & >-1 & - & < 1 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline HAD23a & GERR & Gain Error & 2 & - & 20 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline HAD24a & Eoff & Offset Error & 2 & - & 10 & LSb & \(\mathrm{VINL}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline \multicolumn{8}{|c|}{Dynamic Performance (12-bit Mode) \({ }^{(2)}\)} \\
\hline HAD33a & FNYQ & Input Signal Bandwidth & - & - & 200 & kHz & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are tested at 20 ksps only.
2: These parameters are characterized by similarity, but are not tested in manufacturing.
3: Injection currents \(>|0|\) can affect the ADC results by approximately 4-6 counts.

TABLE 29-16: ADC MODULE SPECIFICATIONS (10-BIT MODE)
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC CHARACTERISTICS} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline & & & & & & & \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (10-bit Mode) - Measurements with External VREF+/VREF-(1)} \\
\hline HAD20b & Nr & Resolution \({ }^{(3)}\) & \multicolumn{3}{|c|}{10 data bits} & bits & - \\
\hline HAD21b & INL & Integral Nonlinearity & -3 & - & 3 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline HAD22b & DNL & Differential Nonlinearity & >-1 & - & < 1 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline HAD23b & GERR & Gain Error & -5 & - & 6 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline HAD24b & EofF & Offset Error & -1 & - & 5 & LSb & \[
\begin{aligned}
& \text { VINL = AVSS }=\text { VREFL }=0 \mathrm{~V}, \\
& \text { AVDD }=\text { VREFH }=3.6 \mathrm{~V}
\end{aligned}
\] \\
\hline \multicolumn{8}{|c|}{ADC Accuracy (10-bit Mode) - Measurements with Internal Vref+/Vref-(1)} \\
\hline HAD20b & Nr & Resolution \({ }^{(3)}\) & & data & & bits & - - \\
\hline HAD21b & INL & Integral Nonlinearity & -2 & - & 2 & LSb & \(\mathrm{VINL}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline HAD22b & DNL & Differential Nonlinearity & >-1 & - & < 1 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline HAD23b & GERR & Gain Error & -5 & - & 15 & LSb & \(\mathrm{VINL}=\mathrm{AVSS}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline HAD24b & Eoff & Offset Error & -1.5 & - & 7 & LSb & \(\mathrm{VINL}=\mathrm{AVss}=0 \mathrm{~V}, \mathrm{AVDD}=3.6 \mathrm{~V}\) \\
\hline \multicolumn{8}{|c|}{Dynamic Performance (10-bit Mode) \({ }^{(2)}\)} \\
\hline HAD33b & FNYQ & Input Signal Bandwidth & - & - & 400 & kHz & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized, but are tested at 20 ksps only.
2: These parameters are characterized by similarity, but are not tested in manufacturing.
3: Injection currents \(>|0|\) can affect the ADC results by approximately 4-6 counts.

TABLE 29-17: ADC CONVERSION (12-BIT MODE) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{AC
CHARACTERISTICS} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6 V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{T} A \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Clock Parameters} \\
\hline HAD50 & TAD & ADC Clock Period \({ }^{(1)}\) & 147 & - & - & ns & - \\
\hline \multicolumn{8}{|c|}{Conversion Rate} \\
\hline HAD56 & FCNV & Throughput Rate \({ }^{\mathbf{1})}\) & - & - & 400 & Ksps & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.

TABLE 29-18: ADC CONVERSION (10-BIT MODE) TIMING REQUIREMENTS
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline CHARAC & \begin{tabular}{l}
AC \\
TERISTICS
\end{tabular} & \multicolumn{6}{|l|}{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature \(-40^{\circ} \mathrm{C} \leq \mathrm{TA} \leq+150^{\circ} \mathrm{C}\) for High Temperature} \\
\hline Param No. & Symbol & Characteristic & Min & Typ & Max & Units & Conditions \\
\hline \multicolumn{8}{|c|}{Clock Parameters} \\
\hline HAD50 & TAD & ADC Clock Period \({ }^{(1)}\) & 104 & - & - & ns & - \\
\hline \multicolumn{8}{|c|}{Conversion Rate} \\
\hline HAD56 & FcNV & Throughput Rate \({ }^{(\mathbf{1})}\) & - & - & 800 & Ksps & - \\
\hline
\end{tabular}

Note 1: These parameters are characterized but not tested in manufacturing.

NOTES:
32.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS













\subsection*{33.0 PACKAGING INFORMATION}


28-Lead SOIC (.300")


\section*{28-Lead QFN-S}


\section*{44-Lead QFN}


44-Lead TQFP


Example


\section*{Example}


\section*{Example}


\section*{Example}


Example

\begin{tabular}{|lll}
\hline Legend: & XX...X & Customer-specific information \\
Y & Year code (last digitof calendar year) \\
YY & Year code (last 2 digits of calendar year) \\
WW & Week code (week of January 1 is week '01') \\
& NNN & Alphanumeric traceability code \\
& © 3 P & Pb-free JJDEC designator for Matte Tin (Sn) \\
& & This package is Pb-free. The Pb-free JEDEC designator (e3) \\
& can be found on the outer packaging for this package.
\end{tabular}

Note: If the full Microchip part number cannot be marked on one line, it is carried over to the next line, thus limiting the number of available characters for customer-specific information.

\subsection*{33.1 Package Details}

\section*{28-Lead Skinny Plastic Dual In-Line (SP) - \(\mathbf{3 0 0}\) mil Body [SPDIP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{2}{|r|}{ Units } & \multicolumn{3}{r|}{ INCHES } \\
\hline & Dimension Limits & MIN & NOM & MAX \\
\hline Number of Pins & N & \multicolumn{3}{|c|}{28} \\
\hline Pitch & e & \multicolumn{3}{|c|}{.100 BSC} \\
\hline Top to Seating Plane & A & - & - & .200 \\
\hline Molded Package Thickness & A 2 & .120 & .135 & .150 \\
\hline Base to Seating Plane & A 1 & .015 & - & - \\
\hline Shoulder to Shoulder Width & E & .290 & .310 & .335 \\
\hline Molded Package Width & E 1 & .240 & .285 & .295 \\
\hline Overall Length & D & 1.345 & 1.365 & 1.400 \\
\hline Tip to Seating Plane & L & .110 & .130 & .150 \\
\hline Lead Thickness & c & .008 & .010 & .015 \\
\hline Upper Lead Width & b 1 & .040 & .050 & .070 \\
\hline Lower Lead Width & b & .014 & .018 & .022 \\
\hline Overall Row Spacing \(\S\) & eB & - & - & .430 \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

\section*{28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


\section*{Notes:}

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Pins & N & \multicolumn{3}{|c|}{28} \\
\hline Pitch & e & \multicolumn{3}{|c|}{1.27 BSC} \\
\hline Overall Height & A & - & - & 2.65 \\
\hline Molded Package Thickness & A2 & 2.05 & - & - \\
\hline Standoff § & A1 & 0.10 & - & 0.30 \\
\hline Overall Width & E & \multicolumn{3}{|c|}{10.30 BSC} \\
\hline Molded Package Width & E1 & \multicolumn{3}{|c|}{7.50 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{17.90 BSC} \\
\hline Chamfer (optional) & h & 0.25 & - & 0.75 \\
\hline Foot Length & L & 0.40 & - & 1.27 \\
\hline Footprint & L1 & \multicolumn{3}{|c|}{1.40 REF} \\
\hline Foot Angle Top & \(\phi\) & \(0^{\circ}\) & - & \(8^{\circ}\) \\
\hline Lead Thickness & C & 0.18 & - & 0.33 \\
\hline Lead Width & b & 0.31 & - & 0.51 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(5^{\circ}\) & - & \(15^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(5^{\circ}\) & - & \(15^{\circ}\) \\
\hline
\end{tabular}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. § Significant Characteristic.
3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-052B

\section*{28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline & Units & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & MIN & NOM & MAX \\
\hline Number of Pins & N & \multicolumn{3}{|c|}{28} \\
\hline Pitch & e & \multicolumn{3}{|c|}{0.65 BSC} \\
\hline Overall Height & A & 0.80 & 0.90 & 1.00 \\
\hline Standoff & A1 & 0.00 & 0.02 & 0.05 \\
\hline Contact Thickness & A3 & \multicolumn{3}{|c|}{0.20 REF } \\
\hline Overall Width & E & \multicolumn{3}{|c|}{6.00 BSC} \\
\hline Exposed Pad Width & E2 & 3.65 & 3.70 & 4.70 \\
\hline Overall Length & D & \multicolumn{3}{|c|}{6.00 BSC} \\
\hline Exposed Pad Length & D2 & 3.65 & 3.70 & 4.70 \\
\hline Contact Width & b & 0.23 & 0.38 & 0.43 \\
\hline Contact Length & L & 0.30 & 0.40 & 0.50 \\
\hline Contact-to-Exposed Pad & K & 0.20 & - & - \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.
Microchip Technology Drawing C04-124B

\section*{28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline & \multicolumn{2}{r|}{ Units } & \multicolumn{3}{r|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & MIN & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.65 BSC} \\
\hline Optional Center Pad Width & W2 & & & 4.70 \\
\hline Optional Center Pad Length & T2 & & & 4.70 \\
\hline Contact Pad Spacing & C1 & & 6.00 & \\
\hline Contact Pad Spacing & C2 & & 6.00 & \\
\hline Contact Pad Width (X28) & X1 & & & 0.40 \\
\hline Contact Pad Length (X28) & Y1 & & & 0.85 \\
\hline Distance Between Pads & G & 0.25 & & \\
\hline
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2124A

\section*{44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Pins & N & & 44 & \\
\hline Pitch & e & & 65 BS & \\
\hline Overall Height & A & 0.80 & 0.90 & 1.00 \\
\hline Standoff & A1 & 0.00 & 0.02 & 0.05 \\
\hline Contact Thickness & A3 & & 20 RE & \\
\hline Overall Width & E & & .00 BS & \\
\hline Exposed Pad Width & E2 & 6.30 & 6.45 & 6.80 \\
\hline Overall Length & D & & .00 BS & \\
\hline Exposed Pad Length & D2 & 6.30 & 6.45 & 6.80 \\
\hline Contact Width & b & 0.25 & 0.30 & 0.38 \\
\hline Contact Length & L & 0.30 & 0.40 & 0.50 \\
\hline Contact-to-Exposed Pad & K & 0.20 & - & - \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Package is saw singulated.
3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

\section*{44-Lead Plastic Quad Flat, No Lead Package (ML) - 8x8 mm Body [QFN]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|l|c|c|c|c|}
\hline & \multicolumn{4}{|c|}{ Units } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & \multicolumn{3}{c|}{ MIN } \\
\hline & NOMLIMETERS \\
\hline & E & \multicolumn{3}{|c|}{0.65 BSC} \\
\hline Contact Pitch & W2 & & & 6.80 \\
\hline Optional Center Pad Width & T2 & & & 6.80 \\
\hline Optional Center Pad Length & C1 & & 8.00 & \\
\hline Contact Pad Spacing & C2 & & 8.00 & \\
\hline Contact Pad Spacing & X1 & & & 0.35 \\
\hline Contact Pad Width (X44) & Y1 & & & 0.80 \\
\hline Contact Pad Length (X44) & G & 0.25 & & \\
\hline Distance Between Pads & &
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm Footprint [TQFP]
Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging

\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{2}{|r|}{Units} & \multicolumn{3}{|c|}{MILLIMETERS} \\
\hline \multicolumn{2}{|r|}{Dimension Limits} & MIN & NOM & MAX \\
\hline Number of Leads & N & \multicolumn{3}{|c|}{44} \\
\hline Lead Pitch & e & \multicolumn{3}{|c|}{0.80 BSC} \\
\hline Overall Height & A & - & - & 1.20 \\
\hline Molded Package Thickness & A2 & 0.95 & 1.00 & 1.05 \\
\hline Standoff & A1 & 0.05 & - & 0.15 \\
\hline Foot Length & L & 0.45 & 0.60 & 0.75 \\
\hline Footprint & L1 & \multicolumn{3}{|c|}{1.00 REF} \\
\hline Foot Angle & ¢ & \(0^{\circ}\) & \(3.5{ }^{\circ}\) & \(7^{\circ}\) \\
\hline Overall Width & E & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Overall Length & D & \multicolumn{3}{|c|}{12.00 BSC} \\
\hline Molded Package Width & E1 & \multicolumn{3}{|c|}{10.00 BSC} \\
\hline Molded Package Length & D1 & \multicolumn{3}{|c|}{10.00 BSC} \\
\hline Lead Thickness & c & 0.09 & - & 0.20 \\
\hline Lead Width & b & 0.30 & 0.37 & 0.45 \\
\hline Mold Draft Angle Top & \(\alpha\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline Mold Draft Angle Bottom & \(\beta\) & \(11^{\circ}\) & \(12^{\circ}\) & \(13^{\circ}\) \\
\hline
\end{tabular}

\section*{Notes:}
1. Pin 1 visual index feature may vary, but must be located within the hatched area.
2. Chamfers at corners are optional; size may vary.
3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
REF: Reference Dimension, usually without tolerance, for information purposes only.

\section*{44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]}

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging


RECOMMENDED LAND PATTERN
\begin{tabular}{|l|c|c|c|c|}
\hline \multicolumn{6}{|c|}{ Units } & \multicolumn{3}{|c|}{ MILLIMETERS } \\
\hline \multicolumn{2}{|c|}{ Dimension Limits } & MIN & NOM & MAX \\
\hline Contact Pitch & E & \multicolumn{3}{|c|}{0.80 BSC} \\
\hline Contact Pad Spacing & C1 & & 11.40 & \\
\hline Contact Pad Spacing & C2 & & 11.40 & \\
\hline Contact Pad Width (X44) & X 1 & & & 0.55 \\
\hline Contact Pad Length (X44) & Y 1 & & & 1.50 \\
\hline Distance Between Pads & G & 0.25 & & \\
\hline
\end{tabular}

Notes:
1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.
Microchip Technology Drawing No. C04-2076A

NOTES:

\section*{APPENDIX A: REVISION HISTORY}

\section*{Revision A (September 2007)}

Initial release of this document.

\section*{Revision B (March 2008)}

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the dsPIC33F/PIC24H Family Reference Manual, which can be obtained from the Microchip web site (www.microchip.com).
The major changes are referenced by their respective section in the following table.
TABLE A-1: MAJOR SECTION UPDATES
\begin{tabular}{|c|c|}
\hline Section Name & Update Description \\
\hline "High-Performance, 16-bit Microcontrollers" & \begin{tabular}{l}
Note 1 added to all pin diagrams (see "Pin Diagrams") \\
Updated the "PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Controller Families" table as follows: \\
- PIC24HJ128GP804 changed to PIC24HJ128GP504 \\
- PIC24HJ128GP804 changed to PIC24HJ128GP504 \\
- Added new column: External Interrupts \\
- Added Note 3
\end{tabular} \\
\hline Section 1.0 "Device Overview" & Updated parameters PMA0, PMA1 and PMD0 through PMPD7 (Table 1-1) \\
\hline Section 6.0 "Interrupt Controller" & \begin{tabular}{l}
IFS0-IFSO4 changed to IFSx (see Section 6.3.2 "IFSx") \\
IEC0-IEC4 changed to IECx (see Section 6.3.3 "IECx") \\
IPC0-IPC19 changed to IPCx (see Section 6.3.4 "IPCx")
\end{tabular} \\
\hline Section 7.0 "Direct Memory Access (DMA)" & Updated parameter PMP (see Table 7-1) \\
\hline Section 8.0 "Oscillator Configuration" & \begin{tabular}{l}
Updated the third clock source item (External Clock) in Section 8.1.1 "System Clock Sources" \\
Updated TUN<5:0> (OSCTUN<5:0>) bit description (see Register 8-4)
\end{tabular} \\
\hline Section 19.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)" & Added Note 2 to Figure 19-3 \\
\hline Section 24.0 "Special Features" & \begin{tabular}{l}
Added Note 2 to Figure 24-1 \\
Added Note after second paragraph in Section 24.2 "On-Chip Voltage Regulator"
\end{tabular} \\
\hline
\end{tabular}

TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline Section 27.0 "Electrical Characteristics" & \begin{tabular}{l} 
Updated Max MIPS for temperature range of \(-40^{\circ} \mathrm{C}\) to \(+125^{\circ} \mathrm{C}\) in \\
Table 27-1 \\
Updated typical values in Thermal Packaging Characteristics in \\
Table 27-3 \\
Added parameters DI11 and DI12 to Table 27-9 \\
\\
\\
\\
\\
\\
\\
Updated minimum values for parameters D136 (TRW) and D137 \\
(TPE) and removed typical values in Table 27-12 \\
Added Extended temperature range to Table 27-13 \\
Updated parameter AD63 and added Note 3 to Table 27-38 and \\
Table 27-39
\end{tabular} \\
\hline
\end{tabular}

\section*{Revision C (May 2009)}

This revision includes minor typographical and formatting changes throughout the data sheet text.
Global changes include:
- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of Vddcore and Vddcore/ Vcap to Vcap/Vddcore

The other changes are referenced by their respective section in the following table.

\section*{TABLE A-2: MAJOR SECTION UPDATES}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline "High-Performance, 16-bit \\
Microcontrollers" & \begin{tabular}{l} 
Updated all pin diagrams to denote the pin voltage tolerance (see "Pin \\
Diagrams"). \\
Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which \\
references pin connections to Vss.
\end{tabular} \\
\hline Section 1.0 "Device Overview" & Updated AVDD in the PINOUT I/O Descriptions (see Table 1-1). \\
\hline \begin{tabular}{l} 
Section 2.0 "Guidelines for Getting \\
Started with 16-bit Microcontrollers"
\end{tabular} & \begin{tabular}{l} 
Added new section to the data sheet that provides guidelines on getting \\
started with 16-bit Digital Signal Controllers. \\
Added Peripheral Pin Select (PPS) capability column to Pinout I/O \\
Descriptions (see Table 1-1).
\end{tabular} \\
\hline Section 3.0 "CPU" & \begin{tabular}{l} 
Updated CPU Core Block Diagram with a connection from the DSP \\
Engine to the Y Data Bus (see Figure 3-1).
\end{tabular} \\
\hline Section 4.0 "Memory Organization" & \begin{tabular}{l} 
Updated Reset value for CORCON in the CPU Core Register Map (see \\
Table 4-1). \\
Updated Reset value for IPC15 in the Interrupt Controller Register Map \\
(see Table 4-4).
\end{tabular} \\
\hline Removed the FLTA1IE bit (IEC3) from the Interrupt Controller Register \\
Map (see Table 4-4). \\
Section 5.0 "Flash Program Memory""
\end{tabular}

\section*{TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)}
\begin{tabular}{|c|c|}
\hline Section Name & Update Description \\
\hline Section 10.0 "Power-Saving Features" & \begin{tabular}{l}
Added the following registers: \\
- PMD1: Peripheral Module Disable Control Register 1 (Register 10-1) \\
- PMD2: Peripheral Module Disable Control Register 2 (Register 10-2) \\
- PMD3: Peripheral Module Disable Control Register 3 (Register 10-3)
\end{tabular} \\
\hline Section 11.0 "I/O Ports" & \begin{tabular}{l}
Removed Table 11-1 and added reference to pin diagrams for I/O pin availability and functionality. \\
Added paragraph on ADPCFG register default values to Section 11.3 "Configuring Analog Port Pins". \\
Added Note box regarding PPS functionality with input mapping to Section 11.6.2.1 "Input Mapping".
\end{tabular} \\
\hline Section 16.0 "Serial Peripheral Interface (SPI)" & Added Note 2 and 3 to the SPIxCON1 register (see Register 16-2). \\
\hline Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)" & Updated the Notes in the UxMode register (see Register 18-1). Updated the UTXINV bit settings in the UxSTA register (see Register 18-2). \\
\hline Section 19.0 "Enhanced CAN (ECAN \({ }^{\text {TM }}\) ) Module" & Changed bit 11 in the ECAN Control Register 1 (CiCTRL1) to Reserved (see Register 19-1). \\
\hline Section 20.0 " 10 -bit/12-bit Analog-toDigital Converter (ADC1)" & \begin{tabular}{l}
Replaced the ADC1 Module Block Diagrams with new diagrams (see Figure 20-1 and Figure 20-2). \\
Updated bit values for ADCS<7:0> and added Notes 1 and 2 to the ADC1 Control Register 3 (AD1CON3) (see Register 20-3). \\
Added Note 2 to the ADC1 Input Scan Select Register Low (AD1CSSL) (see Register 20-7). \\
Added Note 2 to the ADC1 Port Configuration Register Low (AD1PCFGL) (see Register 20-8).
\end{tabular} \\
\hline Section 21.0 "Comparator Module" & Updated the Comparator Voltage Reference Block Diagram (see Figure 21-2). \\
\hline Section 22.0 "Real-Time Clock and Calendar (RTCC)" & Updated the minimum positive adjust value for CAL<7:0> in the RTCC Calibration and Configuration (RCFGCAL) Register (see Register 22-1). \\
\hline Section 25.0 "Special Features" & \begin{tabular}{l}
Added Note 1 to the Device Configuration Register Map (see Table 25-1). \\
Updated Note 1 in the PIC24H Configuration Bits Description (see Table 25-2).
\end{tabular} \\
\hline
\end{tabular}

\section*{TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline \begin{tabular}{l} 
Section 28.0 "Electrical \\
Characteristics"
\end{tabular} & \begin{tabular}{l} 
Updated Typical values for Thermal Packaging Characteristics (see \\
Table 28-3). \\
Updated Min and Max values for parameter DC12 (RAM Data Retention \\
Voltage) and added Note 4 (see Table 28-4). \\
\\
\\
Updated Power-Down Current Max values for parameters DC60b and \\
DC60c (see Table 28-7). \\
Updated Characteristics for I/O Pin Input Specifications (see Table 28-9). \\
\\
\\
\\
\hline
\end{tabular} \begin{tabular}{l} 
Updated Program Memory values for parameters 136, 137 and 138 \\
(renamed to 136a, 137a and 138a), added parameters 136b, 137b and \\
138b, and added Note 2 (see Table 28-12). \\
Added parameter OS42 (Gm) to the External Clock Timing Requirements \\
(see Table 28-16). \\
Updated Watchdog Timer Time-out Period parameter SY20 (see \\
Table 28-21).
\end{tabular} \\
\hline
\end{tabular}

\section*{Revision D (November 2009)}

The revision includes the following global update:
- Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits
This revision also includes minor typographical and formatting changes throughout the data sheet text.
All other major changes are referenced by their respective section in the following table.

\section*{TABLE A-3: MAJOR SECTION UPDATES}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \begin{tabular}{l} 
"High-Performance, 16-bit \\
Microcontrollers"
\end{tabular} & \begin{tabular}{l} 
Added information on high temperature operation (see "Operating \\
Range:").
\end{tabular} \\
\hline Section 11.0 "I/O Ports" & \begin{tabular}{l} 
Changed the reference to digital-only pins to 5V tolerant pins in the \\
second paragraph of Section 11.2 "Open-Drain Configuration".
\end{tabular} \\
\hline \begin{tabular}{l} 
Section \(\mathbf{1 8 . 0}\) "Universal Asynchronous \\
Receiver Transmitter (UART)"
\end{tabular} & \begin{tabular}{l} 
Updated the two baud rate range features to: 10 Mbps to 38 bps at \\
40 MIPS.
\end{tabular} \\
\hline \begin{tabular}{l} 
Section 20.0 "10-bit/12-bit Analog-to-Digital \\
Converter (ADC1)"
\end{tabular} & Updated the ADC block diagrams (see Figure 20-1 and Figure 20-2). \\
\hline Section 25.0 "Special Features" & \begin{tabular}{l} 
Updated the second paragraph and removed the fourth paragraph in \\
Section 25.1 "Configuration Bits". \\
Updated the Device Configuration Register Map (see Table 28-1).
\end{tabular} \\
\hline Section 28.0 "Electrical Characteristics" & \begin{tabular}{l} 
Updated the Absolute Maximum Ratings for high temperature and \\
added Note 4. \\
Removed parameters DI26, DI28 and DI29 from the I/O Pin Input \\
Specifications (see Table 28-9). \\
Updated the SPIx Module Slave Mode (CKE = 1) Timing \\
Characteristics (see Figure 28-12).
\end{tabular} \\
\hline \begin{tabular}{l} 
Section 29.0 "High Temperature Electrical \\
Characteristics"
\end{tabular} & Added new chapter with high temperature specifications. \\
\hline "Product Identification System" & Added the "H" definition for high temperature. \\
\hline
\end{tabular}

\section*{Revision E (January 2011)}

This includes typographical and formatting changes throughout the data sheet text. In addition, the Preliminary marking in the footer was removed.
All occurrences of VDDCORE have been removed throughout the document.
All other major changes are referenced by their respective section in the following table.

\section*{TABLE A-4: MAJOR SECTION UPDATES}
\begin{tabular}{|c|c|}
\hline Section Name & Update Description \\
\hline "High-Performance, 16-bit Microcontrollers" & The high temperature end range was updated to \(+150^{\circ} \mathrm{C}\) (see "Operating Range:"). \\
\hline Section 2.0 "Guidelines for Getting Started with 16-bit Microcontrollers" & \begin{tabular}{l}
The frequency limitation for device PLL start-up conditions was updated in Section 2.7 "Oscillator Value Conditions on Device Start-up". \\
The second paragraph in Section 2.9 "Unused I/Os" was updated.
\end{tabular} \\
\hline Section 4.0 "Memory Organization" & \begin{tabular}{l}
The All Resets values for the following SFRs in the Timer Register Map were changed (see Table 4-5): \\
- TMR1 \\
- TMR2 \\
- TMR3 \\
- TMR4 \\
- TMR5
\end{tabular} \\
\hline Section 9.0 "Oscillator Configuration" & \begin{tabular}{l}
Added Note 3 to the OSCCON: Oscillator Control Register (see Register 9-1). \\
Added Note 2 to the CLKDIV: Clock Divisor Register (see Register 9-2). \\
Added Note 1 to the PLLFBD: PLL Feedback Divisor Register (see Register 9-3). \\
Added Note 2 to the OSCTUN: FRC Oscillator Tuning Register (see Register 9-4).
\end{tabular} \\
\hline Section 20.0 "10-bit/12-bit Analog-to-Digital Converter (ADC1)" & Updated the VREFL references in the ADC1 module block diagrams (see Figure 20-1 and Figure 20-2). \\
\hline Section 25.0 "Special Features" & \begin{tabular}{l}
Added a new paragraph and removed the third paragraph in Section 25.1 "Configuration Bits". \\
Added the column "RTSP Effects" to the dsPIC33F Configuration Bits Descriptions (see Table 25-2).
\end{tabular} \\
\hline
\end{tabular}

TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)
\begin{tabular}{|c|c|}
\hline Section Name & Update Description \\
\hline Section 28.0 "Electrical Characteristics" & \begin{tabular}{l}
Updated the maximum value for Extended Temperature Devices in the Thermal Operating Conditions (see Table 28-2). \\
Removed Note 4 from the DC Temperature and Voltage Specifications (see Table 28-4). \\
Updated all typical and maximum Operating Current (IDD) values (see Table 28-5). \\
Updated all typical and maximum Idle Current (IIDLE) values (see Table 28-6). \\
Updated the maximum Power-Down Current (IPD) values for parameters DC60d, DC60a, and DC60b (see Table 28-7). \\
Updated all typical Doze Current (Idoze) values (see Table 28-8). \\
Updated the maximum value for parameter DI19 and added parameters DI28, DI29, DI60a, DI60b, and DI60c to the I/O Pin Input Specifications (see Table 28-9). \\
Added Note 2 to the PLL Clock Timing Specifications (see Table 2817) \\
Removed Note 2 from the AC Characteristics: Internal RC Accuracy (see Table 28-18). \\
Updated the Internal RC Accuracy minimum and maximum values for parameter F21b (see Table 28-19). \\
Updated the characteristic description for parameter DI35 in the I/O Timing Requirements (see Table 28-20). \\
Updated all SPI specifications (see Table 28-28 through Table 28-35 and Figure 28-10 through Figure 28-16) \\
Updated the ADC Module Specification minimum values for parameters AD05 and AD07, and updated the maximum value for parameter AD06 (see Table 28-41). \\
Updated the ADC Module Specifications (12-bit Mode) minimum and maximum values for parameter AD21a (see Table 28-42). \\
Updated all ADC Module Specifications (10-bit Mode) values, with the exception of Dynamic Performance (see Table 28-43). \\
Updated the minimum value for parameter PM6 and the maximum value for parameter PM7 in the Parallel Master Port Read Timing Requirements (see Table 28-49). \\
Added DMA Read/Write Timing Requirements (see Table 28-51).
\end{tabular} \\
\hline
\end{tabular}

\section*{TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)}
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline \begin{tabular}{l} 
Section 29.0 "High Temperature Electrical \\
Characteristics"
\end{tabular} & \begin{tabular}{l} 
Updated all ambient temperature end range values to \(+150^{\circ} \mathrm{C}\) \\
throughout the chapter. \\
Updated the storage temperature end range to \(+160^{\circ} \mathrm{C}\). \\
\\
\\
\\
\\
\\
\\
\\
\\
\\
Updated the maximum junction temperature from \(+145^{\circ} \mathrm{C}\) to \(+155^{\circ} \mathrm{C}\). \\
Thermal Operating Conditions (see Table 29-2). \\
Updated the ADC Module Specifications (12-bit Mode), removing all \\
parameters with the exception of HAD33a (see Table 29-14). \\
Updated the ADC Module Specifications (10-bit Mode), removing all \\
parameters with the exception of HAD33b (see Table 29-16).
\end{tabular} \\
\hline Uproduct Identification System" & Updated the end range temperature value for H (High) devices. \\
\hline
\end{tabular}

\section*{Revision F (August 2011)}

This revision includes typographical and formatting changes throughout the data sheet text.
All other major changes are referenced by their respective section in the following table.

TABLE A-5: MAJOR SECTION UPDATES
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline Section 25.0 "Special Features" & \begin{tabular}{l} 
Added Note 3 to the Connections for the On-chip Voltage Regulator \\
diagram (see Figure 25-1).
\end{tabular} \\
\hline Section 28.0 "Electrical Characteristics" & \begin{tabular}{l} 
Removed Voltage on VcAP with respect to Vss from the Absolute \\
Maximum Ratings.
\end{tabular} \\
& \begin{tabular}{l} 
Removed Note 3 and parameter DC10 (VCORE) from the DC \\
Temperature and Voltage Specifications (see Table 28-4). \\
\\
\\
Updated the Characteristics definition and Conditions for parameter
\end{tabular} \\
BO10 in the Electrical Characteristics: BOR (see Table 28-11). \\
Added Note 1 to the Internal Voltage Regulator Specifications (see \\
Table 28-13).
\end{tabular}

\section*{Revision G (April 2012)}

This revision includes typographical and formatting changes throughout the data sheet text.
In addition, where applicable, new sections were added to each peripheral chapter that provide information and links to related resources, as well as helpful tips. For examples, see Section 9.2 "Oscillator Resources" and Section 20.4 "ADC Helpful Tips".
All other major changes are referenced by their respective section in the following table.

TABLE A-6: MAJOR SECTION UPDATES
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Section Name } & \multicolumn{1}{c|}{ Update Description } \\
\hline \hline \begin{tabular}{l} 
Section 2.0 "Guidelines for Getting Started \\
with 16-bit Microcontrollers"
\end{tabular} & \begin{tabular}{l} 
Added two new tables: \\
- Crystal Recommendations (see Table 2-1) \\
- Resonator Recommendations (see Table 2-2)
\end{tabular} \\
\hline Section 28.0 "Electrical Characteristics" & \begin{tabular}{l} 
Updated parameters DO10 and DO20 and removed parameters \\
DO16 and DO26 in the DC Characteristics: I/O Pin Output \\
Specifications (see Table 28-10)
\end{tabular} \\
\hline
\end{tabular}

\section*{INDEX}
A
A/D Converter ..... 227
DMA ..... 227
Initialization ..... 227
Key Features. ..... 227
AC Characteristics ..... 306, 348
ADC Module ..... 351
ADC Module (10-bit Mode) ..... 352
ADC Module (12-bit Mode) ..... 351
Internal RC Accuracy. ..... 308
Load Conditions ..... 306, 348
ADC Module
ADC11 Register Map ..... 36
Alternate Interrupt Vector Table (AIVT) ..... 69
Arithmetic Logic Unit (ALU). ..... 23
Assembler
MPASM Assembler ..... 292
B
Block Diagrams
16-bit Timer1 Module ..... 161
A/D Module ..... 228, 229
Connections for On-Chip Voltage Regulator. ..... 277
Device Clock ..... 119, 121
ECAN Module ..... 201
Input Capture ..... 171
Output Compare ..... 175
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 ..... 10
PIC24HJ32GP302/304, PIC24HJ64GPX02/X04, and PIC24HJ128GPX02/X04 CPU Core ..... 18
PLL. ..... 121
Reset System ..... 59
Shared Port Structure ..... 135
SPI ..... 179
Timer2 (16-bit) ..... 165
Timer2/3 (32-bit) ..... 167
UART ..... 193
Watchdog Timer (WDT) ..... 278
C
C Compilers
MPLAB C18 ..... 292
Clock Switching ..... 128
Enabling ..... 128
Sequence ..... 128
Code Examples
Erasing a Program Memory Page ..... 57
Initiating a Programming Sequence. ..... 58
Loading Write Buffers ..... 58
Port Write/Read ..... 136
PWRSAV Instruction Syntax ..... 129
Code Protection ..... 273, 279
Configuration Bits ..... 273
Configuration Register Map ..... 273
Configuring Analog Port Pins ..... 136
CPU
Control Register ..... 21
CPU Clocking System ..... 120
PLL Configuration ..... 121
Selection ..... 120
Sources ..... 120
Customer Change Notification Service ..... 387
Customer Notification Service ..... 387
Customer Support. ..... 387

\section*{D}
Data Address Space ..... 27
Alignment. ..... 27
Memory Map for PIC24HJ128GP202/204 and PIC24HJ64GP202/204 Devices with 8 KB RAM ..... 29
Memory Map for PIC24HJ32GP302/304 Devices with 4 KB RAM ..... 28
Near Data Space ..... 27
Software Stack ..... 47
Width ..... 27
DC and AC Characteristics
Graphs and Tables ..... 355
DC Characteristics ..... 296
Doze Current (IDoze) ..... 347
High Temperature. ..... 346
I/O Pin Input Specifications ..... 301
I/O Pin Output. ..... 347
I/O Pin Output Specifications. ..... 304
Idle Current (IDoze) ..... 300
Idle Current (IIDLE) ..... 299
Operating Current (IDD) ..... 298
Operating MIPS vs. Voltage ..... 346
Power-Down Current (IPD). ..... 300
Power-down Current (IPD) ..... 346
Program Memory ..... 305, 347
Temperature and Voltage ..... 346
Temperature and Voltage Specifications ..... 297
Thermal Operating Conditions. ..... 346
Development Support ..... 291
DMA Module
DMA Register Map ..... 37
DMAC Registers ..... 109
DMAxCNT ..... 109
DMAxCON ..... 109
DMAxPAD ..... 109
DMAxREQ ..... 109
DMAxSTA ..... 109
DMAxSTB ..... 109
Doze Mode ..... 130
E
ECAN Module
CiBUFPNT1 register ..... 213
CiBUFPNT2 register ..... 214
CiBUFPNT3 register ..... 214
CiBUFPNT4 register ..... 215
CiCFG1 register. ..... 211
CiCFG2 register ..... 212
CiCTRL1 register ..... 204
CiCTRL2 register ..... 205
CiEC register ..... 211
CiFCTRL register ..... 207
CiFEN1 register ..... 213
CiFIFO register ..... 208
CiFMSKSEL1 register ..... 217
CiFMSKSEL2 register ..... 218
CilNTE register ..... 210
CilNTF register ..... 209
CiRXFnEID register. ..... 217
CiRXFnSID register ..... 216
CiRXFUL1 register ..... 220
CiRXFUL2 register ..... 220
CiRXMnEID register ..... 219
CiRXMnSID register ..... 219
CiRXOVF1 register ..... 221
CiRXOVF2 register ..... 221
CiTRmnCON register ..... 222
CiVEC register ..... 206
ECAN1 Register Map (C1CTRL1.WIN = 0 or 1) ..... 39
ECAN1 Register Map (C1CTRL1.WIN = 0) ..... 39
ECAN1 Register Map (C1CTRL1.WIN = 1) ..... 40
Frame Types ..... 200
Modes of Operation ..... 202
Overview ..... 199
ECAN Registers
Acceptance Filter Enable Register (CiFEN1) ..... 213
Acceptance Filter Extended Identifier Register n (CiRXFnEID) ..... 217
Acceptance Filter Mask Extended Identifier Register n (CiRXMnEID) ..... 219
Acceptance Filter Mask Standard Identifier Register n(CiRXMnSID)219
Acceptance Filter Standard Identifier Register n (CiRXFnSID) ..... 216
Baud Rate Configuration Register 1 (CiCFG1) ..... 211
Baud Rate Configuration Register 2 (CiCFG2) ..... 212
Control Register 1 (CiCTRL1) ..... 204
Control Register 2 (CiCTRL2) ..... 205
FIFO Control Register (CiFCTRL) ..... 207
FIFO Status Register (CiFIFO) ..... 208
Filter 0-3 Buffer Pointer Register (CiBUFPNT1) ....... 213
Filter 12-15 Buffer Pointer Register (CiBUFPNT4) ... 215
Filter 15-8 Mask Selection Register (CiFMSKSEL2). 218
Filter 4-7 Buffer Pointer Register (CiBUFPNT2) ....... 214
Filter 7-0 Mask Selection Register (CiFMSKSEL1)... 217
Filter 8-11 Buffer Pointer Register (CiBUFPNT3) ..... 214 ..... 214
Interrupt Code Register (CiVEC)
Interrupt Enable Register (CiINTE) ..... 210
Interrupt Flag Register (CilNTF) ..... 209
Receive Buffer Full Register 1 (CiRXFUL1) ..... 220
Receive Buffer Full Register 2 (CiRXFUL2). ..... 220
Receive Buffer Overflow Register 2 (CiRXOVF2) ..... 221
Receive Overflow Register (CiRXOVF1) ..... 221
ECAN Transmit/Receive Error Count Register (CiEC) . ..... 211
ECAN TX/RX Buffer m Control Register (CiTRmnCON) ..... 222
Electrical Characteristics ..... 295
AC ..... 306, 348
Enhanced CAN Module. ..... 199
Equations
Device Operating Frequency ..... 120
Errata .....  3
F
Flash Program Memory. ..... 53
Control Registers ..... 54
Operations ..... 54
Programming Algorithm ..... 57
RTSP Operation ..... 54
Table Instructions ..... 53
Flexible Configuration ..... 273
H
High Temperature Electrical Characteristics ..... 345, 362
I
I/O Ports ..... 135
Parallel I/O (PIO) ..... 135
Write/Read Timing ..... 136
\(1^{2} C\)
Operating Modes ..... 185
Registers ..... 185
In-Circuit Debugger ..... 279
In-Circuit Emulation ..... 273
In-Circuit Serial Programming (ICSP) ..... 273, 279
Input Capture ..... 171
Registers ..... 173
Input Change Notification ..... 136
Instruction Addressing Modes ..... 47
File Register Instructions ..... 47
Fundamental Modes Supported ..... 48
MCU Instructions ..... 47
Move and Accumulator Instructions. ..... 48
Other Instructions ..... 48
Instruction Set
Overview ..... 285
Summary ..... 283
Instruction-Based Power-Saving Modes ..... 129
Idle. ..... 130
Sleep ..... 129
Internal RC Oscillator
Use with WDT ..... 278
Internet Address ..... 387
Interrupt Control and Status Registers ..... 73
IECx ..... 73
IFSx ..... 73
INTCON1 ..... 73
INTCON2 ..... 73
IPCx ..... 73
Interrupt Setup Procedures ..... 106
Initialization ..... 106
Interrupt Disable ..... 106
Interrupt Service Routine ..... 106
Trap Service Routine ..... 106
Interrupt Vector Table (IVT) ..... 69
Interrupts Coincident with Power Save Instructions ..... 130
\(J\)
JTAG Boundary Scan Interface ..... 273
JTAG Interface ..... 279
M
Memory Organization ..... 25
Microchip Internet Web Site ..... 387
Modes of Operation
Disable. ..... 202
Initialization. ..... 202
Listen All Messages ..... 202
Listen Only ..... 202
Loopback ..... 202
Normal Operation ..... 202
MPLAB ASM30 Assembler, Linker, Librarian ..... 292
MPLAB Integrated Development Environment Software ..... 291
MPLAB PM3 Device Programmer ..... 294
MPLAB REAL ICE In-Circuit Emulator System ..... 293
MPLINK Object Linker/MPLIB Object Librarian ..... 292
Multi-Bit Data Shifter ..... 23
N
NVM Module
Register Map ..... 46
0
Open-Drain Configuration ..... 136
Output Compare ..... 175
P

\section*{P}
Packaging ..... 363
Details ..... 364
Marking ..... 363
Peripheral Module Disable (PMD) ..... 130
Pinout I/O Descriptions ..... 11
PMD Module
Register Map. ..... 46
PORTA
Register Map. ..... 44, 45
PORTB
Register Map. ..... 45
Power-on Reset (POR) ..... 65
Power-Saving Features ..... 129
Clock Frequency and Switching ..... 129
Program Address Space ..... 25
Construction ..... 49
Data Access from Program Memory Using Program Space Visibility ..... 52
Data Access from Program Memory Using Table Instructions ..... 51
Data Access from, Address Generation. ..... 50
Memory Map ..... 25
Table Read Instructions
TBLRDH ..... 51
TBLRDL ..... 51
Visibility Operation ..... 52
Program Memory
Interrupt Vector ..... 26
Organization ..... 26
Reset Vector ..... 26
R
Reader Response. ..... 388
Register Map
CRC ..... 44
Dual Comparator. ..... 44
Parallel Master/Slave Port ..... 43
Real-Time Clock and Calendar. ..... 44
Registers
AD1CHS0 (ADC1 Input Channel 0 Select ..... 238
AD1CHS123 (ADC1 Input Channel 1, 2, 3 Select). ..... 237
AD1CON1 (ADC1 Control 1) ..... 232
AD1CON2 (ADC1 Control 2) ..... 234
AD1CON3 (ADC1 Control 3) ..... 235
AD1CON4 (ADC1 Control 4) ..... 236
AD1CSSL (ADC1 Input Scan Select Low). ..... 239
AD1PCFGL (ADC1 Port Configuration Low) ..... 239
CiBUFPNT1 (ECAN Filter 0-3 Buffer Pointer) ..... 213
CiBUFPNT2 (ECAN Filter 4-7 Buffer Pointer) ..... 214
CiBUFPNT3 (ECAN Filter 8-11 Buffer Pointer). ..... 214
CiBUFPNT4 (ECAN Filter 12-15 Buffer Pointer).. ..... 215
CiCFG1 (ECAN Baud Rate Configuration 1) ..... 211
CiCFG2 (ECAN Baud Rate Configuration 2) ..... 212
CiCTRL1 (ECAN Control 1) ..... 204
CiCTRL2 (ECAN Control 2) ..... 205
CiEC (ECAN Transmit/Receive Error Count). ..... 211
CiFCTRL (ECAN FIFO Control). ..... 207
CiFEN1 (ECAN Acceptance Filter Enable) ..... 213
CiFIFO (ECAN FIFO Status). ..... 208
CiFMSKSEL1 (ECAN Filter 7-0 Mask Selection). ..... 217,
218
CilNTE (ECAN Interrupt Enable) ..... 210
CilNTF (ECAN Interrupt Flag) ..... 209
CiRXFnEID (ECAN Acceptance Filter n Extended Identifier) ..... 217
CiRXFnSID (ECAN Acceptance Filter n Standard Identifier) ..... 216
CiRXFUL1 (ECAN Receive Buffer Full 1) ..... 220
CiRXFUL2 (ECAN Receive Buffer Full 2). ..... 220
CiRXMnEID (ECAN Acceptance Filter Mask n
Extended Identifier) ..... 219
CiRXMnSID (ECAN Acceptance Filter Mask n Standard Identifier) ..... 219
CiRXOVF1 (ECAN Receive Buffer Overflow 1)....... ..... 221
CiRXOVF2 (ECAN Receive Buffer Overflow 2)... ..... 221
CiTRBnSID (ECAN Buffer \(n\) Standard Identifier)..... 223,224, 226
CiTRmnCON (ECAN TX/RX Buffer m Control). ..... 222
CiVEC (ECAN Interrupt Code) ..... 206
CLKDIV (Clock Divisor) ..... 125
CORCON (Core Control). ..... 22, 74
DMACSO (DMA Controller Status 0) ..... 114
DMACS1 (DMA Controller Status 1) ..... 116
DMAxCNT (DMA Channel x Transfer Count). ..... 113
DMAxCON (DMA Channel x Control) ..... 110
DMAxPAD (DMA Channel x Peripheral Address) .. ..... 113
DMAxREQ (DMA Channel x IRQ Select) ..... 111
DMAxSTA (DMA Channel x RAM Start Address A). 112
DMAxSTB (DMA Channel x RAM Start Address B). 112
DSADR (Most Recent DMA RAM Address) ..... 117
I2CxCON (I2Cx Control). ..... 188
I2CxMSK (I2Cx Slave Mode Address Mask). ..... 192
I2CxSTAT (I2Cx Status). ..... 190
IFSO (Interrupt Flag Status 0) ..... 77, 84
IFS1 (Interrupt Flag Status 1) ..... 79, 86
IFS2 (Interrupt Flag Status 2) ..... 81, 88
IFS3 (Interrupt Flag Status 3). ..... 82, 89
IFS4 (Interrupt Flag Status 4) ..... 83, 90
INTCON1 (Interrupt Control 1) ..... 75
INTCON2 (Interrupt Control 2) ..... 76
INTTREG Interrupt Control and Status Register ..... 105
IPC0 (Interrupt Priority Control 0) ..... 91
IPC1 (Interrupt Priority Control 1) ..... 92
IPC11 (Interrupt Priority Control 11). ..... 101
IPC15 (Interrupt Priority Control 15) ..... 102
IPC16 (Interrupt Priority Control 16) ..... 103
IPC17 (Interrupt Priority Control 17) ..... 104
IPC2 (Interrupt Priority Control 2) ..... 93
IPC3 (Interrupt Priority Control 3) ..... 94
IPC4 (Interrupt Priority Control 4) ..... 95
IPC5 (Interrupt Priority Control 5) ..... 96
IPC6 (Interrupt Priority Control 6) ..... 97
IPC7 (Interrupt Priority Control 7). ..... 98
IPC8 (Interrupt Priority Control 8) ..... 99
IPC9 (Interrupt Priority Control 9) ..... 100
NVMCON (Flash Memory Control) ..... 55
NVMKEY (Nonvolatile Memory Key) ..... 56
OCxCON (Output Compare x Control) ..... 178
OSCCON (Oscillator Control). ..... 123
OSCTUN (FRC Oscillator Tuning) ..... 127
PLLFBD (PLL Feedback Divisor) ..... 126
PMD1 (Peripheral Module Disable Control Register 1) ..... 132
PMD2 (Peripheral Module Disable Control Register 2) ..... 133
PMD3 (Peripheral Module Disable Control Register 3) ..... 134
RCON (Reset Control). ..... 61
SPIxCON1 (SPIx Control 1) ..... 182
SPIxCON2 (SPIx Control 2) ..... 184
SPIxSTAT (SPIx Status and Control) ..... 181
SR (CPU Status) ..... 21, 74
T1CON (Timer1 Control) ..... 163
TCxCON (Input Capture x Control) ..... 173
TxCON (Type B Time Base Control) ..... 168
TyCON (Type C Time Base Control) ..... 169
UxMODE (UARTx Mode) ..... 195
UxSTA (UARTx Status and Control) ..... 197
Input Capture (CAPx) ..... 314
Reset
Illegal Opcode ..... 59, 67
Trap Conflict ..... 66, 67
Uninitialized W Register ..... 59, 67
Reset Sequence. ..... 69
Resets ..... 59
S
Serial Peripheral Interface (SPI) ..... 179
Software Reset Instruction (SWR) ..... 66
Software Simulator (MPLAB SIM) ..... 293
Software Stack Pointer, Frame Pointer CALLL Stack Frame ..... 47
Special Features of the CPU ..... 273
SPI Module
SPI1 Register Map ..... 35
Symbols Used in Opcode Descriptions ..... 284
System Control
Register Map ..... 45,46
T
Temperature and Voltage Specifications
AC ..... 306, 348
Timer1 ..... 161
Timer2/3 ..... 165
Timing Characteristics
CLKO and I/O ..... 309
Timing Diagrams
10-bit A/D Conversion (CHPS \(<1: 0>=01\), SIMSAM \(=0\), ASAM \(=0\), SSRC<2:0> = 000) ..... 338
10-bit A/D Conversion (CHPS<1:0> = 01, SIMSAM \(=0\), ASAM \(=1, S S R C<2: 0>=111\), SAMC<4:0> = 00001) ..... 338
10-bit A/D Conversion (CHPS<1:0> \(=01\), SIMSAM \(=0\),
ASAM \(=1, S S R C<2: 0>=111\),SAMC<4:0> = 00001)338
12-bit A/D Conversion
(ASAM \(=0\), SSRC<2:0> \(=000\) ) ..... 336
Brown-out Situations ..... 66
ECAN I/O ..... 332
External Clock ..... 307
12Cx Bus Data (Master Mode) ..... 328
12Cx Bus Data (Slave Mode) ..... 330
I2Cx Bus Start/Stop Bits (Master Mode) ..... 328
I2Cx Bus Start/Stop Bits (Slave Mode) ..... 330
OC/PWM ..... 315
Output Compare (OCx). ..... 314
Reset, Watchdog Timer, Oscillator Start-up Timer and Power-up Timer ..... 310
Timer1, 2 and 3 External Clock ..... 312
Timing Requirements
ADC Conversion (10-bit mode) ..... 353
ADC Conversion (12-bit Mode) ..... 353
CLKO and I/O ..... 309
External Clock ..... 307
Input Capture ..... 314
SPIx Master Mode (CKE = 0) ..... 349
SPIx Module Master Mode (CKE = 1) ..... 349
SPIx Module Slave Mode (CKE = 0) ..... 350
SPIx Module Slave Mode (CKE = 1) ..... 350
Timing Specifications10-bit A/D Conversion Requirements339
12-bit A/D Conversion Requirements ..... 337
CAN I/O Requirements ..... 332
I2Cx Bus Data Requirements (Master Mode) ..... 329
I2Cx Bus Data Requirements (Slave Mode). ..... 331
Output Compare Requirements ..... 314
PLL Clock ..... 308, 348
Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up Timer and Brown-out Reset Requirements ..... 311
Simple OC/PWM Mode Requirements ..... 315
Timer1 External Clock Requirements ..... 312
Timer2 External Clock Requirements ..... 313
Timer3 External Clock Requirements ..... 313
UUART Module
UART1 Register Map. ..... 34, 35
Universal Asynchronous Receiver Transmitter (UART) ... 193
Using the RCON Status Bits ..... 67
V
Voltage Regulator (On-Chip) ..... 277
W
Watchdog Time-out Reset (WDTR) ..... 66
Watchdog Timer (WDT) ..... 273, 278
Programming Considerations ..... 278
WWW Address ..... 387
WWW, On-Line Support .....  3

\section*{THE MICROCHIP WEB SITE}

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:
- Product Support - Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support - Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip - Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

\section*{CUSTOMER CHANGE NOTIFICATION SERVICE}

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.
To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

\section*{CUSTOMER SUPPORT}

Users of Microchip products can receive assistance through several channels:
- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.
Technical support is available through the web site at: http://microchip.com/support

\section*{READER RESPONSE}

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: Technical Publications Manager
Total Pages Sent \(\qquad\)
RE: Reader Response
From: Name \(\qquad\)
Company
Address
\(\qquad\)

City / State / ZIP / Country \(\qquad\)
Telephone: (___ \({ }^{-}\)F____ \(\quad\) _
Application (optional):
Would you like a reply? Y \(\qquad\) N

Device: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and Literature Number: DS70293G PIC24HJ128GPX02/X04
Questions:
1. What are the best features of this document?
2. How does this document meet your hardware and software development needs?
\(\qquad\)
3. Do you find the organization of this document easy to follow? If not, why?
\(\qquad\)
\(\qquad\)
4. What additions to the document do you think would enhance the structure and subject?
\(\qquad\)
\(\qquad\)
5. What deletions from the document could be made without affecting the overall usefulness?
\(\qquad\)
6. Is there any incorrect or misleading information (what and where)?
\(\qquad\)
7. How would you improve this document?
\(\qquad\)
\(\qquad\)

\section*{PRODUCT IDENTIFICATION SYSTEM}

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


NOTES:

\section*{Note the following details of the code protection feature on Microchip devices:}
- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

\section*{Trademarks}

The Microchip name and logo, the Microchip logo, dsPIC, KeeLoq, KeeLoq logo, MPLAB, PIC, PICmicro, PICSTART, \(\mathrm{PIC}^{32}\) logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.
SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.
© 2007-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.
2 Printed on recycled paper.

ISBN: 978-1-62076-238-7

\section*{QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS \(16949=\)}

\footnotetext{
Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its \(P I C^{\circledR}\) MCUs and dsPIC® DSCs, KEELOQ \({ }^{\circledR}\) code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.
}

Microchip

\section*{Worldwide Sales and Service}

\section*{AMERICAS}

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://www.microchip.com/ support
Web Address:
www.microchip.com

\section*{Atlanta}

Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

\section*{Boston}

Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

\section*{Chicago}

Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

\section*{Cleveland}

Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

\section*{Dallas}

Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924
Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260
Indianapolis
Noblesville, IN
Tel: 317-773-8323
Fax: 317-773-5453
Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608
Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

\section*{Toronto}

Mississauga, Ontario, Canada
Tel: 905-673-0699
Fax: 905-673-6509

\section*{ASIA/PACIFIC}

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431
Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755
China-Beijing
Tel: 86-10-8569-7000
Fax: 86-10-8528-2104
China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889
China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500
China - Hangzhou
Tel: 86-571-2819-3187
Fax: 86-571-2819-3189
China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431
China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470
China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205
China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066
China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393
China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760
China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118
China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256
China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130
China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC
India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123
India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632
India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513
Japan - Osaka
Tel: 81-66-152-7160
Fax: 81-66-152-9310
Japan - Yokohama
Tel: 81-45-471-6166
Fax: 81-45-471-6122
Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302
Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859
Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068
Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

\section*{Singapore}

Tel: 65-6334-8870
Fax: 65-6334-8850
Taiwan - Hsin Chu
Tel: 886-3-5778-366
Fax: 886-3-5770-955
Taiwan - Kaohsiung
Tel: 886-7-536-4818
Fax: 886-7-330-9305
Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102
Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

\section*{EUROPE}

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393
Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829
France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79
Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44
Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781
Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340
Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91
UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820```


[^0]:    |  | $\left\lvert\, \begin{array}{\|l\|l} \hline 0 \\ \text { on } \end{array}\right.$ | $\begin{aligned} & \stackrel{4}{\Delta} \\ & \stackrel{\circ}{\circ} \end{aligned}$ | $\left. \right\rvert\,$ | $\begin{aligned} & \text { 出 } \\ & \text { 药 } \end{aligned}$ | $\begin{aligned} & \text { 出 } \\ & \stackrel{y}{4} \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 出 } \\ & \text { 岂 } \end{aligned}$ | $\begin{gathered} \text { w } \\ \stackrel{0}{\circ} \end{gathered}$ | $\begin{array}{\|c\|c\|} \hline \text { 出 } \\ \text { 出 } \end{array}$ | $\begin{array}{\|c\|} \hline \text { 出 } \\ \text { 出 } \end{array}$ |  | $\begin{gathered} \text { u } \\ \stackrel{1}{0} \end{gathered}$ | $\stackrel{\text { 出 }}{\substack{\mathrm{a}}}$ | $\begin{gathered} \text { 出 } \\ \stackrel{\rightharpoonup}{\circ} \end{gathered}$ | $\stackrel{\text { 岩 }}{\text { ¢ }}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | $\stackrel{\circ}{\text { in }}$ | I |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | 㐫 | I |  |  |  |  |  |  |  |  |  |  |  |  |  |
    | $\stackrel{\text { N }}{\stackrel{1}{2}}$ | 1 | $-\begin{gathered} \hat{o} \\ \dot{\dot{v}} \\ \underset{\sim}{c} \\ \underset{\sim}{\underset{z}{2}} \end{gathered}$ | $\left\|\begin{array}{c} \hat{o} \\ \dot{\tilde{v}} \\ \underset{y}{c} \\ \underset{\sim}{\underset{\sim}{c}} \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \hat{o} \\ \dot{f} \\ \underset{y}{c} \\ \stackrel{y}{c} \\ \underset{t}{\mathrm{~d}} \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} \hat{o} \\ \dot{寸} \\ \underset{\sim}{c} \\ \underline{\underline{c}} \\ \hline \end{gathered}\right.$ | $\left\|\begin{array}{c} \hat{O} \\ \dot{\tilde{j}} \\ \underset{\sim}{\hat{O}} \\ \underline{\theta} \end{array}\right\|$ |  | $\begin{gathered} \hat{o} \\ \dot{\hat{y}} \\ \underset{\sim}{x} \\ \underset{\sim}{x} \\ \stackrel{y}{c} \end{gathered}$ |  | $\begin{aligned} & \hat{o} \\ & \stackrel{i}{\dot{j}} \\ & \stackrel{y}{c} \\ & \dot{\omega} \end{aligned}$ | $\begin{aligned} & \hat{o} \\ & \dot{\dot{q}} \\ & \stackrel{w}{j} \\ & \underset{\omega}{\omega} \end{aligned}$ |  | $\begin{aligned} & \hat{o} \\ & \stackrel{\rightharpoonup}{\dot{\sim}} \\ & \underset{\sim}{c} \\ & \underset{\sim}{\omega} \\ & \hline \end{aligned}$ | ¢ |

    $\qquad$
    Bit 3

    ## $\stackrel{ \pm}{ \pm}$

    

    | \％ | 1 | 1 | 1 | 1 | I | I | 1 | 1 | 1 | 1 | 1 | । | 1 | । |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | N | I | 1 | 1 | 1 | I | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | । |

    TABLE 4－19：PERIPHERAL PIN SELECT INPUT REGISTER MAP
    PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP202/502, PIC24HJ64GP202/502 AND PIC24HJ32GP302
    TABLE 4-20:

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RPOR0 | 06C0 | - | - | - | RP1R<4:0> |  |  |  |  | - | - | - | RP0R<4:0> |  |  |  |  | 0000 |
    | RPOR1 | 06C2 | - | - | - | RP3R<4:0> |  |  |  |  | - | - | - | RP2R<4:0> |  |  |  |  | 0000 |
    | RPOR2 | 06C4 | - | - | - | RP5R<4:0> |  |  |  |  | - | - | - | RP4R<4:0> |  |  |  |  | 0000 |
    | RPOR3 | 06C6 | - | - | - | RP7R<4:0> |  |  |  |  | - | - | - | RP6R<4:0> |  |  |  |  | 0000 |
    | RPOR4 | 06C8 | - | - | - | RP9R<4:0> |  |  |  |  | - | - | - | RP8R<4:0> |  |  |  |  | 0000 |
    | RPOR5 | 06CA | - | - | - | RP11R<4:0> |  |  |  |  | - | - | - | RP10R<4:0> |  |  |  |  | 0000 |
    | RPOR6 | 06CC | - | - | - | RP13R<4:0> |  |  |  |  | - | - | - | RP12R<4:0> |  |  |  |  | 0000 |
    | RPOR7 | 06CE | - | - | - | $R P 15 R<4: 0>$ |  |  |  |  | - | - | - | RP14R<4:0> |  |  |  |  | 0000 |
    | Legend: | $\mathrm{x}=$ unknown value on Reset, $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

    TABLE 4-21: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RPOR0 | 06C0 | - | - | - | RP1R<4:0> |  |  |  |  | - | - | - | RP0R<4:0> |  |  |  |  | 0000 |
    | RPOR1 | 06C2 | - | - | - | RP3R<4:0> |  |  |  |  | - | - | - | RP2R<4:0> |  |  |  |  | 0000 |
    | RPOR2 | 06C4 | - | - | - | RP5R<4:0> |  |  |  |  | - | - | - | RP4R<4:0> |  |  |  |  | 0000 |
    | RPOR3 | 06C6 | - | - | - | RP7R<4:0> |  |  |  |  | - | - | - | RP6R<4:0> |  |  |  |  | 0000 |
    | RPOR4 | 06C8 | - | - | - | RP9R<4:0> |  |  |  |  | - | - | - | RP8R<4:0> |  |  |  |  | 0000 |
    | RPOR5 | 06CA | - | - | - | RP11R<4:0> |  |  |  |  | - | - | - | RP10R<4:0> |  |  |  |  | 0000 |
    | RPOR6 | 06CC | - | - | - | RP13R<4:0> |  |  |  |  | - | - | - | RP12R<4:0> |  |  |  |  | 0000 |
    | RPOR7 | 06CE | - | - | - | RP15R<4:0> |  |  |  |  | - | - | - | RP14R<4:0> |  |  |  |  | 0000 |
    | RPOR8 | 06D0 | - | - | - | RP17R<4:0> |  |  |  |  | - | - | - | RP16R<4:0> |  |  |  |  | 0000 |
    | RPOR9 | 06D2 | - | - | - | RP19R<4:0> |  |  |  |  | - | - | - | RP18R<4:0> |  |  |  |  | 0000 |
    | RPOR10 | 06D4 | - | - | - | RP21R<4:0> |  |  |  |  | - | - | - | RP20R<4:0> |  |  |  |  | 0000 |
    | RPOR11 | 06D6 | - | - | - | RP23R<4:0> |  |  |  |  | - | - | - | RP22R<4:0> |  |  |  |  | 0000 |
    | RPOR12 | 06D8 | - | - | - | RP25R<4:0> |  |  |  |  | - | - | - | RP24R<4:0> |  |  |  |  | 0000 |
    | Legend: | $\mathrm{x}=$ unknown value on Reset, $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

    TABLE 4-22: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HPIC24HJ128GP202/502, PIC24HJ64GP202/502 AND

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | PMCON | 0600 | PMPEN | - | PSIDL | ADRM | <1:0> | PTBEEN | PTWREN | PTRDEN | CSF1 | CSFO | ALP | - | CS1P | BEP | WRSP | RDSP | 0000 |
    | PMMODE | 0602 | BUSY | IRQM<1:0> |  | INCM<1:0> |  | MODE16 | MODE<1:0> |  | WAITB<1:0> |  | WAITM<3:0> |  |  |  | WAITE<1:0> |  | 0000 |
    | PMADDR | 0604 | ADDR15 | CS1 |  |  |  |  |  |  | ADDR | 3:0> |  |  |  |  |  |  | 0000 |
    | PMDOUT1 |  | Parallel Port Data Out Register 1 (Buffers 0 and 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMDOUT2 | 0606 | Parallel Port Data Out Register 2 (Buffers 2 and 3) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMDIN1 | 0608 | Parallel Port Data In Register 1 (Buffers 0 and 1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMPDIN2 | 060A | Parallel Port Data In Register 2 (Buffers 2 and 3) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | PMAEN | 060C | - | PTEN14 | - | - | - | - | - | - | - | - | - | - | - | - | PTEN<1:0> |  | 0000 |
    | PMSTAT | 060E | IBF | IBOV | - | - | IB3F | IB2F | IB1F | IBOF | OBE | OBUF | - | - | OB3E | OB2E | OB1E | OBOE | 008F |

    TABLE 4-23: PARALLEL MASTER/SLAVE PORT REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304
    
    Legend: - = unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.
    TABLE 4-24: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | ALRMVAL | 0620 | Alarm Value Register Window based on APTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    | ALCFGRPT | 0622 | ALRMEN | CHIME | AMASK<3:0> |  |  |  | ALRN | 1:0> | ARPT<7:0> |  |  |  |  |  |  |  | 0000 |
    | RTCVAL | 0624 | RTCC Value Register Window based on RTCPTR<1:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | xxxx |
    | RCFGCAL | 0626 | RTCEN | - | RTCWREN | RTCSYNC | HALFSEC | RTCOE | RTC |  | CAL<7:0> |  |  |  |  |  |  |  | 0000 |
    | PADCFG1 | 02FC | - | - | - | - | - | - | - | - | - | - | - | - | - | - | RTSECSEL | PMPTTL | 0000 |


    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | CRCCON | 0640 | - | - | CSIDL | VWORD<4:0> |  |  |  |  | CRCFUL | CRCMPT | - | CRCGO | PLEN 3 3:0> |  |  |  | 0000 |
    | CRCXOR | 0642 | X<15:0> |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | CRCDAT | 0644 | CRC Data Input Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |
    | CRCWDAT | 0646 | CRC Result Register |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0000 |

    Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.
    TABLE 4-26: DUAL COMPARATOR REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | CMCON | 0630 | CMIDL | - | C2EVT | C1EVT | C2EN | C1EN | C2OUTEN | C1OUTEN | C2OUT | C10UT | C2INV | C1INV | C2NEG | C2POS | C1NEG | C1POS | 0000 |
    | CVRCON | 0632 | - | - | - | - | - | - | - | - | CVREN | CVROE | CVRR | CVRSS | CVR<3:0> |  |  |  | 0000 |


    PORTA REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | TRISA | 02C0 | - | - | - | - | - | TRISA10 | TRISA9 | TRISA8 | TRISA7 | - | - | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | 079F |
    | PORTA | 02C2 | - | - | - | - | - | RA10 | RA9 | RA8 | RA7 | - | - | RA4 | RA3 | RA2 | RA1 | RAO | xxxx |
    | LATA | 02C4 | - | - | - | - | - | LATA10 | LATA9 | LATA8 | LATA7 | - | - | LATA4 | LATA3 | LATA2 | LATA1 | LATA0 | xxxx |
    | ODCA | 02C6 | - | - | - | - | - | ODCA10 | ODCA9 | ODCA8 | ODCA7 | - | - | - | - | - | - | - | 0000 |


    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | TRISB | 02C8 | TRISB15 | TRISB14 | TRISB13 | TRISB12 | TRISB11 | TRISB10 | TRISB9 | TRISB8 | TRISB7 | TRISB6 | TRISB5 | TRISB4 | TRISB3 | TRISB2 | TRISB1 | TRISB0 | FFFF |
    | PORTB | 02CA | RB15 | RB14 | RB13 | RB12 | RB11 | RB10 | RB9 | RB8 | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | xxxx |
    | LATB | 02CC | LATB15 | LATB14 | LATB13 | LATB12 | LATB11 | LATB10 | LATB9 | LATB8 | LATB7 | LATB6 | LATB5 | LATB4 | LATB3 | LATB2 | LATB1 | LATB0 | xxxx |
    | ODCB | 02CE | - | - | - | - | ODCB11 | ODCB10 | ODCB9 | ODCB8 | ODCB7 | ODCB6 | ODCB5 | - | - | - | - | - | 0000 |

    TABLE 4-30: PORTC REGISTER MAP FOR PIC24HJ128GP204/504, PIC24HJ64GP204/504 AND PIC24HJ32GP304

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | All Resets |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | TRISC | 02D0 | - | - | - | - | - | - | TRISC9 | TRISC8 | TRISC7 | TRISC6 | TRISC5 | TRISC4 | TRISC3 | TRISC2 | TRISC1 | TRISC0 | 03FF |
    | PORTC | 02D2 | - | - | - | - | - | - | RC9 | RC8 | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx |
    | LATC | 02D4 | - | - | - | - | - | - | LATC9 | LATC8 | LATC7 | LATC6 | LATC5 | LATC4 | LATC3 | LATC2 | LATC1 | LATC0 | xxxx |
    | ODCC | 02D6 | - | - | - | - | - | - | ODCC9 | ODCC8 | ODCC7 | ODCC6 | ODCC5 | ODCC4 | ODCC3 | - | - | - | 0000 |

    TABLE 4-31: SYSTEM CONTROL REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | RCON | 0740 | TRAPR | IOPUWR | - | - | - | - | CM | VREGS | EXTR | SWR | SWDTEN | WDTO | SLEEP | IDLE | BOR | POR | xxxx ${ }^{(1)}$ |
    | OSCCON | 0742 | - | COSC<2:0> |  |  | - | NOSC<2:0> |  |  | CLKLOCK | IOLOCK | LOCK | - | CF | - | LPOSCEN | OSWEN | 0300 ${ }^{(2)}$ |
    | CLKDIV | 0744 | ROI | DOZE<2:0> |  |  | DOZEN | FRCDIV<2:0> |  |  | PLLPOST<1:0> |  | - | PLLPRE<4:0> |  |  |  |  | 3040 |
    | PLLFBD | 0746 | - | - | - | - | - | - | - | PLLDIV<8:0> |  |  |  |  |  |  |  |  | 0030 |
    | OSCTUN | 0748 | - | - | - | - | - | - | - | - | - | - |  |  | TU | 5:0> |  |  | 0000 |
    | Legend: <br> Note 1: <br> 2 : | $x=u n$ RCON OSCC | nown val | ue on Rese | -= uni | mented, type of on the | as '0'. R | values on bits | shown | hexade | imal. |  |  |  |  |  |  |  |  |

    TABLE 4-32: $\quad$ SECURITY REGISTER MAP ${ }^{(1)}$

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | BSRAM | 0750 | - | - | - | - | - | - | - | - | - | - | - | - | - | IW_BSR | IR_BSR | RL_BSR | 0000 |
    | SSRAM | 0752 | - | - | - | - | - | - | - | - | - | - | - | - | - | IW_SSR | IR_SSR | RL_SSR | 0000 |
    | Legend: <br> Note 1: | $x=$ unknown value on Reset, $-=$ unimplemented, read as ' 0 '. Reset values are shown in hexadecimal.This register is not present in devices with 32K Flash (PIC24HJ32GP302/304). |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

    TABLE 4-33: NVM REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\begin{gathered} \text { All } \\ \text { Resets } \end{gathered}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | NVMCON | 0760 | WR | WREN | WRERR | - | - | - | - | - | - | ERASE | - | - |  | NVM | 3:0> |  | 0000 |
    | NVMKEY | 0766 | - | - | - | - | - | - | - | - | NVMKEY<7:0> |  |  |  |  |  |  |  | 0000 |

    TABLE 4-34: PMD REGISTER MAP

    | File Name | Addr | Bit 15 | Bit 14 | Bit 13 | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | $\underset{\text { Resets }}{\text { All }}$ |
    | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
    | PMD1 | 0770 | T5MD | T4MD | T3MD | T2MD | T1MD | - | - | - | I2C1MD | U2MD | U1MD | SPI2MD | SPI1MD | - | C1MD | AD1MD | 0000 |
    | PMD2 | 0772 | IC8MD | IC7MD | - | - | - | - | IC2MD | IC1MD | - | - | - | - | OC4MD | OC3MD | OC2MD | OC1MD | 0000 |
    | PMD3 | 0774 | - | - | - | - | - | CMPMD | RTCCMD | PMPMD | CRCMD | - | - | - | - | - | - | - | 0000 |

    ### 4.4.1 SOFTWARE STACK

    In addition to its use as a working register, the W15 register in the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 4-5. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.

    $$
    \begin{array}{ll}
    \text { Note: } & \text { A PC push during exception processing } \\
    \text { concatenates the SRL register to the MSb } \\
    \text { of the PC prior to the push. }
    \end{array}
    $$

    The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to ' 0 ' because all stack operations must be word aligned.
    Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap does not occur. The stack error trap occurs on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address $0 \times 2000$ in RAM, initialize the SPLIM with the value $0 x 1 F F E$.
    Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than $0 \times 0800$. This prevents the stack from interfering with the Special Function Register (SFR) space.

    A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

    FIGURE 4-5: CALL STACK FRAME
    

    ### 4.4.2 DATA RAM PROTECTION FEATURE

    The PIC24H product family supports Data RAM protection features that enable segments of RAM to be protected when used in conjunction with Boot and Secure Code Segment Security. BSRAM (Secure RAM segment for BS) is accessible only from the Boot Segment Flash code when enabled. SSRAM (Secure RAM segment for RAM) is accessible only from the Secure Segment Flash code when enabled. See Table 4-1 for an overview of the BSRAM and SSRAM SFRs.

    ### 4.5 Instruction Addressing Modes

    The addressing modes shown in Table 4-35 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

    ### 4.5.1 FILE REGISTER INSTRUCTIONS

    Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, WO, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

    ### 4.5.2 MCU INSTRUCTIONS

    The three-operand MCU instructions are of the form:

    ```
    Operand 3 = Operand 1 <function> Operand 2
    ``` where:

    Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb.

    Operand 2 can be a W register, fetched from data memory, or a 5 -bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:
    - Register Direct
    - Register Indirect
    - Register Indirect Post-Modified
    - Register Indirect Pre-Modified
    - 5-bit or 10-bit Literal

    Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

    TABLE 4-35: FUNDAMENTAL ADDRESSING MODES SUPPORTED
    \begin{tabular}{|l|l|}
    \hline \multicolumn{1}{|c|}{ Addressing Mode } & \multicolumn{1}{c|}{ Description } \\
    \hline \hline File Register Direct & The address of the file register is specified explicitly. \\
    \hline Register Direct & The contents of a register are accessed directly. \\
    \hline Register Indirect & The contents of Wn forms the Effective Address (EA). \\
    \hline Register Indirect Post-Modified & \begin{tabular}{l} 
    The contents of Wn forms the EA. Wn is post-modified (incremented \\
    or decremented) by a constant value.
    \end{tabular} \\
    \hline Register Indirect Pre-Modified & \begin{tabular}{l} 
    Wn is pre-modified (incremented or decremented) by a signed constant value \\
    to form the EA.
    \end{tabular} \\
    \hline \begin{tabular}{l} 
    Register Indirect with Register Offset \\
    (Register Indexed)
    \end{tabular} & The sum of Wn and Wb forms the EA. \\
    \hline Register Indirect with Literal Offset & The sum of Wn and a literal forms the EA. \\
    \hline
    \end{tabular}

    \subsection*{4.5.3 MOVE (MOV) INSTRUCTION}

    Move instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, MOV instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

    Note: For the MOV instructions, the addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared by both source and destination (but typically only used by one).
    In summary, the following addressing modes are supported by move instructions:
    - Register Direct
    - Register Indirect
    - Register Indirect Post-modified
    - Register Indirect Pre-modified
    - Register Indirect with Register Offset (Indexed)
    - Register Indirect with Literal Offset
    - 8-bit Literal
    - 16-bit Literal

    Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

    \subsection*{4.5.4 OTHER INSTRUCTIONS}

    Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DIS I instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

    \subsection*{4.6 Interfacing Program and Data Memory Spaces}

    The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.
    Aside from normal execution, the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 architecture provides two methods by which program space can be accessed during operation:
    - Using table instructions to access individual bytes or words anywhere in the program space
    - Remapping a portion of the program space into the data space (Program Space Visibility)
    Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. The application can only access the least significant word of the program word.

    \subsection*{4.6.1 ADDRESSING PROGRAM SPACE}

    Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23 -bit or 24 -bit program address from 16-bit data registers. The solution depends on the interface method to be used.
    For table operations, the 8 -bit Table Page register (TBLPAG) is used to define a 32 K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).
    For remapping operations, the 8-bit Program Space Visibility register (PSVPAG) is used to define a 16 K word page in the program space. When the MSb of the EA is ' 1 ', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.
    Table 4-36 and Figure 4-6 show how the program EA is created for table operations and remapping accesses from the data EA. Here, \(\mathrm{P}<23: 0>\) refers to a program space word, and \(D<15: 0>\) refers to a data space word.

    TABLE 4-36: PROGRAM SPACE ADDRESS CONSTRUCTION
    \begin{tabular}{|c|c|c|c|c|c|c|}
    \hline \multirow[b]{2}{*}{Access Type} & \multirow[t]{2}{*}{Access Space} & \multicolumn{5}{|c|}{Program Space Address} \\
    \hline & & <23> & <22:16> & <15> & <14:1> & <0> \\
    \hline \multirow[t]{2}{*}{Instruction Access (Code Execution)} & \multirow[t]{2}{*}{User} & 0 & \multicolumn{3}{|c|}{\(\mathrm{PC}<22: 1>\)} & 0 \\
    \hline & & \multicolumn{5}{|c|}{0 xx xxxx xxxx xxxx xxxx xxx0} \\
    \hline \multirow[t]{4}{*}{TBLRD/TBLWT (Byte/Word Read/Write)} & \multirow[t]{2}{*}{User} & \multicolumn{2}{|r|}{TBLPAG<7:0>} & \multicolumn{3}{|c|}{Data EA<15:0>} \\
    \hline & & \multicolumn{2}{|r|}{0 xxx xxxx} & \multicolumn{3}{|l|}{xxxx xxxx xxxx xxxx} \\
    \hline & \multirow[t]{2}{*}{Configuration} & \multicolumn{2}{|r|}{TBLPAG<7:0>} & \multicolumn{3}{|c|}{Data EA<15:0>} \\
    \hline & & \multicolumn{2}{|r|}{1xxx xxxx} & \multicolumn{3}{|l|}{xxxx xxxx xxxx xxxx} \\
    \hline \multirow[t]{2}{*}{Program Space Visibility (Block Remap/Read)} & \multirow[t]{2}{*}{User} & 0 & \multicolumn{2}{|l|}{PSVPAG<7:0>} & \multicolumn{2}{|l|}{Data EA<14:0> \({ }^{(1)}\)} \\
    \hline & & 0 & \multicolumn{2}{|l|}{xxxx xxxx} & \multicolumn{2}{|l|}{xx xxxx xxxx xxxx} \\
    \hline
    \end{tabular}

    Note 1: Data \(E A<15>\) is always ' 1 ' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

    FIGURE 4-6: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION
    

    Note 1: The Least Significant bit (LSb) of program space addresses is always fixed as ' 0 ' to maintain word alignment of data in the program and data spaces.

    2: Table operations are not required to be word aligned. Table read operations are permitted in the configuration memory space.

    \subsection*{4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS}

    The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.
    The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16 -bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.
    Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.
    - tBlerdl (Table Read Low):
    - In Word mode, this instruction maps the lower word of the program space location ( \(\mathrm{P}<15: 0>\) ) to a data address ( \(\mathrm{D}<15: 0>\) ).
    - In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when Byte Select is ' 1 '; the lower byte is selected when it is ' 0 '.
    - tbledh (Table Read High):
    - In Word mode, this instruction maps the entire upper word of a program address ( \(\mathrm{P}<23: 16>\) ) to a data address. The 'phantom' byte ( \(D<15: 8>\) ), is always ' 0 '.
    - In Byte mode, this instruction maps the upper or lower byte of the program word to \(\mathrm{D}<7: 0>\) of the data address, in the TBLRDL instruction. The data is always ' 0 ' when the upper 'phantom' byte is selected (Byte Select = 1).
    Similarly, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".
    For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user application and configuration spaces. When TBLPAG<7> \(=0\), the table page is located in the user memory space. When TBLPAG<7> = 1 , the page is located in configuration space.

    FIGURE 4-7: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS
    

    \subsection*{4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY}

    The upper 32 Kbytes of data space may optionally be mapped into any 16 K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions, such as TBLRDL/TBLRDH.
    Program space access through the data space occurs if the MSb of the data space EA is ' 1 ' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16 K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.
    Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.
    Although each data space address \(0 \times 8000\) and higher maps directly into a corresponding program memory address (see Figure 4-8), only the lower 16 bits of the

    24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with ' 1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

    Note: PSV access is temporarily disabled during table reads/writes.

    For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.
    For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:
    - Execution in the first iteration
    - Execution in the last iteration
    - Execution prior to exiting the loop due to an interrupt
    - Execution upon re-entering the loop after an interrupt is serviced
    Any other iteration of the REPEAT loop allows the instruction using PSV to access data, to execute in a single cycle.

    FIGURE 4-8: PROGRAM SPACE VISIBILITY OPERATION
    

    \subsection*{5.0 FLASH PROGRAM MEMORY}

    Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
    2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

    The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.
    Flash memory can be programmed in two ways:
    - In-Circuit Serial Programming \({ }^{\text {TM }}\) (ICSP \({ }^{\text {TM }}\) ) programming capability
    - Run-Time Self-Programming (RTSP)

    ICSP allows the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGEC1/PGED1,

    PGEC2/PGED2 or PGEC3/PGED3), and three other lines for power (VDD), ground (Vss) and Master Clear ( \(\overline{\mathrm{MCLR}}\) ). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.
    RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data either in blocks or 'rows' of 64 instructions (192 bytes) at a time or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.

    \subsection*{5.1 Table Instructions and Flash Programming}

    Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits <7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.
    The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.
    The TBLRDH and TBLWTH instructions are used to read or write to bits <23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

    FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS
    

    \subsection*{5.2 RTSP Operation}

    The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table \(28-12\) shows typical erase and programming times. The 8 -row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.
    The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.
    The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.
    All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

    \subsection*{5.3 Programming Operations}

    A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.
    The programming time depends on the FRC accuracy (see Table 28-19) and the value of the FRC Oscillator Tuning register (see Register 9-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 28-12).

    \section*{EQUATION 5-1: PROGRAMMING TIME}
    \[
    \frac{T}{7.37 \mathrm{MHz} \times(\text { FRC Accuracy }) \% \times(\text { FRC Tuning }) \%}
    \]

    For example, if the device is operating at \(+125^{\circ} \mathrm{C}\), the FRC accuracy will be \(\pm 5 \%\). If the \(T U N<5: 0>\) bits (see Register 9-4) are set to 'b111111, the minimum row write time is equal to Equation 5-2.

    EQUATION 5-2: MINIMUM ROW WRITE TIME
    \(T_{R W}=\frac{11064 \text { Cycles }}{7.37 \mathrm{MHz} \times(1+0.05) \times(1-0.00375)}=1.435 \mathrm{~ms}\)

    The maximum row write time is equal to Equation 5-3.

    \section*{EQUATION 5-3: MAXIMUM ROW WRITE} TIME
    \(T_{R W}=\frac{11064 \text { Cycles }}{7.37 \mathrm{MHz} \times(1-0.05) \times(1-0.00375)}=1.586 \mathrm{~ms}\)
    Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

    \subsection*{5.4 Control Registers}

    Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.
    The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.
    NVMKEY (Register 5-2) is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write \(0 \times 55\) and \(0 \times A A\) to the NVMKEY register. Refer to Section 5.3 "Programming Operations" for further details.

    \subsection*{5.5 Flash Programming Resources}

    Many useful resources related to Flash Programming are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.

    Note: In the event you are not able to access the product page using the link above, enter this URL in your browser: http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en534555

    \subsection*{5.5.1 KEY RESOURCES}
    - Section 5. "Flash Programming" (DS70191)
    - Code Samples
    - Application Notes
    - Software Libraries
    - Webinars
    - All related dsPIC33F/PIC24H Family Reference Manuals Sections
    - Development Tools

    \subsection*{5.6 Flash Memory Control Registers}

    \section*{REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline R/SO-0 \({ }^{(1)}\) & R/W-0 \({ }^{(1)}\) & R/W-0 \({ }^{(1)}\) & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline WR & WREN & WRERR & - & - & - & - & - \\
    \hline \multicolumn{8}{|l|}{bit 15} \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|cccc|}
    \hline \multicolumn{9}{|c|}{\(\mathrm{U}-0\)} \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & SO = Settable only bit & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    bit 15 WR: Write Control bit
    \(1=\) Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete
    \(0=\) Program or erase operation is complete and inactive
    bit 14 WREN: Write Enable bit
    1 = Enable Flash program/erase operations
    \(0=\) Inhibit Flash program/erase operations
    bit 13 WRERR: Write Sequence Error Flag bit
    \(1=\) An improper program or erase sequence attempt or termination has occurred (bit is set automatically on any set attempt of the WR bit)
    \(0=\) The program or erase operation completed normally
    bit 12-7 Unimplemented: Read as ' 0 '
    bit 6 ERASE: Erase/Program Enable bit
    1 = Perform the erase operation specified by NVMOP<3:0> on the next WR command
    \(0=\) Perform the program operation specified by NVMOP<3:0> on the next WR command
    bit 5-4 Unimplemented: Read as '0'
    bit 3-0 NVMOP<3:0>: NVM Operation Select bits \({ }^{(2)}\)
    If ERASE = 1:
    1111 = Memory bulk erase operation
    1110 = Reserved
    1101 = Erase General Segment
    1100 = Erase Secure Segment
    1011 = Reserved
    0011 = No operation
    \(0010=\) Memory page erase operation
    \(0001=\) No operation
    \(0000=\) Erase a single Configuration register byte
    If ERASE = 0 :
    1111 = No operation
    1110 = Reserved
    1101 = No operation
    \(1100=\) No operation
    1011 = Reserved
    0011 = Memory word program operation
    \(0010=\) No operation
    \(0001=\) Memory row program operation
    \(0000=\) Program a single Configuration register byte
    Note 1: These bits can only be reset on a POR.
    2: All other combinations of \(\mathrm{NVMOP}<3: 0>\) are unimplemented.

    PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

    REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & - & - & - & - & - & - & - \\
    \hline bit 15
    \end{tabular}
    \begin{tabular}{|lllllll|}
    \hline W-0 & W-0 & W-0 & W-0 & W-0 & W-0 & W-0
    \end{tabular}\(\quad\) W-0 \begin{tabular}{llll|}
    \hline & NVMKEY \(<7: 0>\) & & \\
    \hline bit 7 & & & \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll}
    \hline Legend: & & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' = Bit is cleared \\
    \hline
    \end{tabular}
    \begin{tabular}{ll} 
    bit 15-8 & Unimplemented: Read as ' 0 ' \\
    bit 7-0 & NVMKEY<7:0>: Key Register (write-only) bits
    \end{tabular}

    \subsection*{5.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY}

    Programmers can program one row of program Flash memory at a time. To do this, it is necessary to erase the 8 -row erase page that contains the desired row. The general process is:
    1. Read eight rows of program memory (512 instructions) and store in data RAM.
    2. Update the program data in RAM with the desired new data.
    3. Erase the block (see Example 5-1):
    a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
    b) Write the starting address of the page to be erased into the TBLPAG and W registers.
    c) Write \(0 \times 55\) to NVMKEY.
    d) Write OXAA to NVMKEY.
    e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.
    4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
    5. Write the program block to Flash memory:
    a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
    b) Write \(0 x 55\) to NVMKEY.
    c) Write OxAA to NVMKEY.
    d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
    6. Repeat steps 4 and 5 , using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.
    For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 5-3.

    \section*{EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE}
    ```

    ; Set up NVMCON for block erase operation
    MOV \#0x4042, W0 ;
    MOV WO, NVMCON ; Initialize NVMCON
    ; Init pointer to row to be ERASED
    MOV \#tblpage(PROG_ADDR), w0
    MOV W0, TBLPAG
    MOV \#tbloffset(PROG_ADDR), WO
    TBLWTL W0, [W0]
    DISI \#5 ; Block all interrupts with priority <7
    MOV \#0x55, W0
    MOV WO, NVMKEY ; Write the 55 key
    MOV \#OxAA, W1
    MOV W1, NVMKEY ; Write the AA key
    BSET NVMCON, \#WR ; Start the erase sequence
    NOP ; Insert two NOPs after the erase
    NOP ; command is asserted

    ```

    \section*{EXAMPLE 5-2: LOADING THE WRITE BUFFERS}
    ```

    ; Set up NVMCON for row programming operations
    MOV \#0x4001, W0 ;
    MOV WO, NVMCON ; Initialize NVMCON
    ; Set up a pointer to the first program memory location to be written
    ; program memory selected, and writes enabled
    MOV \#0x0000, W0 ;
    MOV WO, TBLPAG ; Initialize PM Page Boundary SFR
    MOV \#0x6000, W0 ; An example program memory address
    ; Perform the TBLWT instructions to write the latches
    ; Oth_program_word
    MOV \#LOW_WORD_0, W2 ;
    MOV \#HIG\overline{H_BYTE_0, W3 ;}
    TBLWTL W2, [WO] ; Write PM low word into program latch
    TBLWTH W3, [W0++] ; Write PM high byte into program latch
    ; 1st_program_word
    MOV \#LOW_WORD_1, W2 ;
    MOV \#HIG\overline{H_BYTE_1, W3 ;}
    TBLWTL W2, [W0] ; Write PM low word into program latch
    TBLWTH W3, [W0++] ; Write PM high byte into program latch
    ; 2nd_program_word
    MOV \#LOW_WORD_2, W2 ;
    MOV \#HIG\overline{H}_BYTE_2, W3 ;
    TBLWTL W2, [W0] ; Write PM low word into program latch
    TBLWTH W3, [W0++] ; Write PM high byte into program latch
    -
    -
    \bullet
    ; 63rd_program_word
    MOV \#LOW_WORD_31, W2 ;
    MOV \#HIG\overline{H}_BYTE__31, W3 ;
    TBLWTL W2, [W0] ; Write PM low word into program latch
    TBLWTH W3, [W0++] ; Write PM high byte into program latch

    ```

    EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE
    \begin{tabular}{|c|c|c|c|}
    \hline DISI & \# 5 & & Block all interrupts with for next 5 instructions \\
    \hline MOV & \#0x55, W0 & & \\
    \hline MOV & W0, NVMKEY & & Write the 55 key \\
    \hline MOV & \#0xAA, W1 & ; & \\
    \hline MOV & W1, NVMKEY & & Write the AA key \\
    \hline BSET & NVMCON, \#WR & & Start the erase sequence \\
    \hline NOP & & & Insert two NOPs after the \\
    \hline NOP & & & erase command is asserted \\
    \hline
    \end{tabular}

    \subsection*{6.0 RESETS}

    Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) of the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
    2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

    The Reset module combines all reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:
    - POR: Power-on Reset
    - BOR: Brown-out Reset
    - MCLR: Master Clear Pin Reset
    - SWR: RESET Instruction
    - WDTO: Watchdog Timer Reset
    - CM: Configuration Mismatch Reset
    - TRAPR: Trap Conflict Reset
    - IOPUWR: Illegal Condition Device Reset
    - Illegal Opcode Reset
    - Uninitialized W Register Reset
    - Security Reset

    FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

    \subsection*{6.1 Reset Resources}

    Many useful resources related to Resets are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
    Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
    http://www.microchip.com/wwwproducts/ Devices.aspx?dDocName=en534555

    \subsection*{6.1.1 KEY RESOURCES}
    - Section 8. "Resets" (DS70192)
    - Code Samples
    - Application Notes
    - Software Libraries
    - Webinars
    - All related dsPIC33F/PIC24H Family Reference Manuals Sections
    - Development Tools

    \subsection*{6.2 Reset Control Registers}

    REGISTER 6-1: RCON: RESET CONTROL REGISTER \({ }^{(1)}\)
    \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 \\
    \hline TRAPR & IOPUWR & - & - & - & - & CM & VREGS \\
    \hline bit 15
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-1 & R/W-1 \\
    \hline EXTR & SWR & SWDTEN \({ }^{(2)}\) & WDTO & SLEEP & IDLE & BOR & POR \\
    \hline bit 7
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{lll}
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
    \end{tabular}

    TRAPR: Trap Reset Flag bit
    1 = A Trap Conflict Reset has occurred
    \(0=\) A Trap Conflict Reset has not occurred
    bit 14 IOPUWR: Illegal Opcode or Uninitialized W Access Reset Flag bit
    1 = An illegal opcode detection, an illegal address mode or uninitialized \(W\) register used as an Address Pointer caused a Reset
    \(0=\) An illegal opcode or uninitialized W Reset has not occurred
    bit 13-10
    Unimplemented: Read as ' 0 '
    bit 9
    CM: Configuration Mismatch Flag bit
    1 = A configuration mismatch Reset has occurred.
    0 = A configuration mismatch Reset has NOT occurred
    bit \(8 \quad\) VREGS: Voltage Regulator Standby During Sleep bit
    \(1=\) Voltage regulator is active during Sleep
    \(0=\) Voltage regulator goes into Standby mode during Sleep
    bit 7 EXTR: External Reset ( \(\overline{\mathrm{MCLR}}\) ) Pin bit
    1 = A Master Clear (pin) Reset has occurred
    0 = A Master Clear (pin) Reset has not occurred
    bit 6 SWR: Software Reset (Instruction) Flag bit
    1 = A RESET instruction has been executed
    \(0=\) A RESET instruction has not been executed
    bit 5 SWDTEN: Software Enable/Disable of WDT bit \({ }^{(2)}\)
    1 = WDT is enabled
    \(0=\) WDT is disabled
    bit 4 WDTO: Watchdog Timer Time-out Flag bit
    1 = WDT time-out has occurred
    \(0=\) WDT time-out has not occurred
    bit 3 SLEEP: Wake-up from Sleep Flag bit
    1 = Device has been in Sleep mode
    \(0=\) Device has not been in Sleep mode
    bit 2 IDLE: Wake-up from Idle Flag bit
    1 = Device was in Idle mode
    \(0=\) Device was not in Idle mode

    Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
    2: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

    REGISTER 6-1: RCON: RESET CONTROL REGISTER \({ }^{(1)}\) (CONTINUED)
    bit \(1 \quad\) BOR: Brown-out Reset Flag bit
    1 = A Brown-out Reset has occurred
    0 = A Brown-out Reset has not occurred
    bit \(0 \quad\) POR: Power-on Reset Flag bit
    1 = A Power-on Reset has occurred
    0 = A Power-on Reset has not occurred

    Note 1: All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
    2: If the FWDTEN Configuration bit is ' 1 ' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

    \subsection*{6.3 System Reset}

    The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 family of devices have two types of Reset:
    - Cold Reset
    - Warm Reset

    A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC configuration bits in the FOSC device configuration register selects the device clock source.

    A warm Reset is the result of all other reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection bits (COSC<2:0>) in the Oscillator Control register ( \(\mathrm{OSCCON}<14: 12>\) ).
    The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. A description of the sequence in which this occurs and is shown in Figure 6-2.

    TABLE 6-1: OSCILLATOR DELAY
    \begin{tabular}{|c|c|c|c|c|}
    \hline Oscillator Mode & Oscillator Startup Delay & Oscillator Startup Timer & PLL Lock Time & Total Delay \\
    \hline FRC, FRCDIV16, FRCDIVN & Toscd & - & - & Toscd \\
    \hline FRCPLL & Toscd & - & TLOCK & Toscd + TLOCK \\
    \hline XT & Toscd & Tost & - & Toscd + Tost \\
    \hline HS & Toscd & Tost & - & Toscd + Tost \\
    \hline EC & - & - & - & - \\
    \hline XTPLL & Toscd & Tost & Tlock & Toscd + Tost + TLOCK \\
    \hline HSPLL & Toscd & Tost & Tlock & Toscd + Tost + TLOCK \\
    \hline ECPLL & - & - & TLOCK & Tlock \\
    \hline Sosc & Toscd & Tost & - & Toscd + Tost \\
    \hline LPRC & Toscd & - & - & Toscd \\
    \hline
    \end{tabular}

    Note 1: \(\quad\) TOSCD \(=\) Oscillator Start-up Delay ( \(1.1 \mu \mathrm{~s}\) max for FRC, \(70 \mu \mathrm{~s}\) max for LPRC). Crystal Oscillator start-up times vary with crystal characteristics, load capacitance, etc.
    2: Tost = Oscillator Start-up Timer Delay (1024 oscillator clock period). For example, Tost \(=102.4 \mu \mathrm{~s}\) for a 10 MHz crystal and TOst \(=32 \mathrm{~ms}\) for a 32 kHz crystal.
    3: \(\quad\) TLOCK \(=\) PLL lock time ( 1.5 ms nominal \()\), if PLL is enabled.

    FIGURE 6-2: SYSTEM RESET TIMING
    

    Note 1: POR: A POR circuit holds the device in Reset when the power supply is turned on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed.
    2: BOR: The on-chip voltage regulator has a BOR circuit that keeps the device in Reset until VDD crosses the VBOR threshold and the delay TBOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
    3: PWRT Timer: The programmable power-up timer continues to hold the processor in Reset for a specific period of time (TPWRT) after a BOR. The delay TPWRT ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay TPWRT has elapsed, the SYSRST becomes inactive, which in turn enables the selected oscillator to start generating clock cycles.
    4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections are given in Table 6-1. Refer to Section 9.0 "Oscillator Configuration" for more information.
    5: When the oscillator clock is ready, the processor begins execution from location \(0 \times 000000\). The user application programs a GOTO instruction at the reset address, which redirects program execution to the appropriate start-up routine.
    6: The Fail-Safe Clock Monitor (FSCM), if enabled, begins to monitor the system clock when the system clock is ready and the delay TFSCM elapsed.

    \section*{TABLE 6-2: OSCILLATOR DELAY}
    \begin{tabular}{|l|l|l|}
    \hline \multicolumn{1}{|c|}{ Symbol } & \multicolumn{1}{|c|}{ Parameter } & \multicolumn{1}{c|}{ Value } \\
    \hline \hline VPOR & POR threshold & 1.8 V nominal \\
    \hline TPOR & POR extension time & \(30 \mu \mathrm{~s}\) maximum \\
    \hline VBOR & BOR threshold & 2.5 V nominal \\
    \hline TBOR & BOR extension time & \(100 \mu \mathrm{~s}\) maximum \\
    \hline TPWRT & Programmable power-up time delay & \(0-128 \mathrm{~ms}\) nominal \\
    \hline TFSCM & Fail-Safe Clock Monitor Delay & \(900 \mu \mathrm{~s}\) maximum \\
    \hline
    \end{tabular}

    Note: When the device exits the Reset condition (begins normal operation), the device operating parameters (voltage, frequency, temperature, etc.) must be within their operating ranges, otherwise the device may not function correctly. The user application must ensure that the delay between the time power is first applied, and the time SYSRST becomes inactive, is long enough to get all operating parameters within specification.

    \subsection*{6.4 Power-on Reset (POR)}

    A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay TPOR has elapsed. The delay TPOR ensures the internal device bias circuits become stable.

    The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 28.0 "Electrical Characteristics" for details.
    The POR status bit (POR) in the Reset Control register ( \(\mathrm{RCON}<0>\) ) is set to indicate the Power-on Reset.

    \subsection*{6.4.1 Brown-out Reset (BOR) and Power-up timer (PWRT)}

    The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until Vdd crosses Vbor threshold and the delay TbOR has elapsed. The delay TBOR ensures the voltage regulator output becomes stable.
    The Brown-out Reset status bit (BOR) in the Reset Control register ( \(\mathrm{RCON}<1>\) ) is set to indicate the BOR.
    The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.
    The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select bits (FPWRT<2:0>) in the POR Configuration register ( \(F P O R<2: 0>\) ), which provides eight settings (from 0 ms to 128 ms ). Refer to Section 25.0 "Special Features" for further details.

    Figure 6-3 shows the typical brown-out scenarios. The reset delay (TbOR + TPWRT) is initiated each time VDD rises above the VBOR trip point

    FIGURE 6-3: BROWN-OUT SITUATIONS
    

    \subsection*{6.5 External Reset (EXTR)}

    The external Reset is generated by driving the \(\overline{M C L R}\) pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to Section 28.0 "Electrical Characteristics" for minimum pulse width specifications. The External Reset ( \(\overline{\mathrm{MCLR}}\) ) Pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the \(\overline{M C L R}\) Reset.

    \subsection*{6.5.1 EXTERNAL SUPERVISORY CIRCUIT}

    Many systems have external supervisory circuits that generate reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the \(\overline{M C L R}\) pin to reset the device when the rest of system is Reset.

    \subsection*{6.5.2 INTERNAL SUPERVISORY CIRCUIT}

    When using the internal power supervisory circuit to reset the device, the external reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the \(\overline{M C L R}\) pin will not be used to generate a Reset. The external reset pin ( \(\overline{\mathrm{MCLR}}\) ) does not have an internal pull-up and must not be left unconnected.

    \subsection*{6.6 Software RESET Instruction (SWR)}

    Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not reinitialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle, and the reset vector fetch will commence.

    The Software Reset (Instruction) Flag bit (SWR) in the Reset Control register ( \(\mathrm{RCON}<6>\) ) is set to indicate the software Reset.

    \subsection*{6.7 Watchdog Time-out Reset (WDTO)}

    Whenever a Watchdog time-out occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.
    The Watchdog Timer Time-out Flag bit (WDTO) in the Reset Control register ( \(\mathrm{RCON}<4>\) ) is set to indicate the Watchdog Reset. Refer to Section 25.4 "Watchdog Timer (WDT)" for more information on Watchdog Reset.

    \subsection*{6.8 Trap Conflict Reset}

    If a lower-priority hard trap occurs while a higher-priority trap is being processed, a hard trap conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.
    The Trap Reset Flag bit (TRAPR) in the Reset Control register ( \(\mathrm{RCON}<15>\) ) is set to indicate the Trap Conflict Reset. Refer to Section 7.0 "Interrupt Controller" for more information on trap conflict Resets.

    \subsection*{6.9 Configuration Mismatch Reset}

    To maintain the integrity of the peripheral pin select control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a configuration mismatch Reset occurs.
    The Configuration Mismatch Flag bit (CM) in the Reset Control register ( \(\mathrm{RCON}<9>\) ) is set to indicate the configuration mismatch Reset. Refer to Section 11.0 "I/O Ports" for more information on the configuration mismatch Reset.

    Note: The configuration mismatch feature and associated reset flag is not available on all devices.

    \subsection*{6.10 Illegal Condition Device Reset}

    An illegal condition device Reset occurs due to the following sources:
    - Illegal Opcode Reset
    - Uninitialized W Register Reset
    - Security Reset

    The Illegal Opcode or Uninitialized W Access Reset Flag bit (IOPUWR) in the Reset Control register ( \(\mathrm{RCON}<14>\) ) is set to indicate the illegal condition device Reset.

    \subsection*{6.10.1 ILLEGAL OPCODE RESET}

    A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.
    The illegal opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the illegal opcode Reset, use only the lower 16 bits of
    each program memory section to store the data values. The upper 8 bits should be programmed with 3 Fh, which is an illegal opcode value.

    \subsection*{6.10.2 UNINITIALIZED W REGISTER RESET}

    Any attempts to use the uninitialized W register as an address pointer will Reset the device. The W register array (with the exception of W15) is cleared during all resets and is considered uninitialized until written to.

    \subsection*{6.10.3 SECURITY RESET}

    If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (Boot and Secure Segment), that operation will cause a security Reset.
    The PFC occurs when the Program Counter is reloaded as a result of a Call, Jump, Computed Jump, Return, Return from Subroutine, or other form of branch instruction.
    The VFC occurs when the Program Counter is reloaded with an Interrupt or Trap vector.
    Refer to Section 25.8 "Code Protection and CodeGuard \({ }^{\text {TM }}\) Security" for more information on Security Reset.

    \subsection*{6.11 Using the RCON Status Bits}

    The user application can read the Reset Control register (RCON) after any device Reset to determine the cause of the reset.

    Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

    Table 6-3 provides a summary of the reset flag bit operation.

    \section*{TABLE 6-3: RESET FLAG BIT OPERATION}
    \begin{tabular}{|c|c|c|}
    \hline Flag Bit & Set by: & Cleared by: \\
    \hline TRAPR (RCON<15>) & Trap conflict event & POR, BOR \\
    \hline IOPWR (RCON<14>) & Illegal opcode or uninitialized W register access or Security Reset & POR, BOR \\
    \hline CM (RCON<9>) & Configuration Mismatch & POR, BOR \\
    \hline EXTR (RCON<7>) & \(\overline{\text { MCLR Reset }}\) & POR \\
    \hline SWR (RCON<6>) & RESET instruction & POR, BOR \\
    \hline WDTO (RCON<4>) & WDT time-out & PWRSAV instruction, CLRWDT instruction, POR, BOR \\
    \hline SLEEP (RCON<3>) & PWRSAV \#SLEEP instruction & POR, BOR \\
    \hline IDLE (RCON<2>) & PWRSAV \#IDLE instruction & POR, BOR \\
    \hline BOR (RCON<1>) & POR, BOR & - \\
    \hline POR (RCON<0>) & POR & - \\
    \hline
    \end{tabular}

    Note: All Reset flag bits can be set or cleared by user software.

    NOTES:

    \subsection*{7.0 INTERRUPT CONTROLLER}

    Note 1: This data sheet summarizes the features of the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 32. "Interrupts (Part III)" (DS70214) of the"dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
    2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

    The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 CPU.

    The interrupt controller has the following features:
    - Up to eight processor exceptions and software traps
    - Eight user-selectable priority levels
    - Interrupt Vector Table (IVT) with up to 118 vectors
    - A unique vector for each interrupt or exception source
    - Fixed priority within a specified user priority level
    - Alternate Interrupt Vector Table (AIVT) for debug support
    - Fixed interrupt entry and return latencies

    \subsection*{7.1 Interrupt Vector Table}

    The Interrupt Vector Table (IVT), shown in Figure 7-1, resides in program memory, starting at location 000004 h . The IVT contains 126 vectors consisting of eight nonmaskable trap vectors plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24 bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

    Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 takes priority over interrupts at any other vector address.
    PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement up to 45 unique interrupts and five nonmaskable traps. These are summarized in Table 7-1.

    \subsection*{7.1.1 ALTERNATE INTERRUPT VECTOR TABLE}

    The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.
    The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

    \subsection*{7.2 Reset Sequence}

    A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The microcontroller then begins program execution at location \(0 \times 000000\). A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

    Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

    FIGURE 7-1: PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 INTERRUPT VECTOR TABLE
    

    Note 1: See Table 7-1 for the list of implemented interrupt vectors.

    \section*{TABLE 7-1: INTERRUPT VECTORS}
    \begin{tabular}{|c|c|c|c|}
    \hline \begin{tabular}{l}
    Vector \\
    Number
    \end{tabular} & IVT Address & AIVT Address & Interrupt Source \\
    \hline 0 & 0x000004 & 0x000104 & Reserved \\
    \hline 1 & \(0 \times 000006\) & \(0 \times 000106\) & Oscillator Failure \\
    \hline 2 & 0x000008 & \(0 \times 000108\) & Address Error \\
    \hline 3 & 0x00000A & 0x00010A & Stack Error \\
    \hline 4 & 0x000000C & 0x00010C & Math Error \\
    \hline 5 & 0x00000E & 0x00010E & DMA Error \\
    \hline 6-7 & 0x000010-0x000012 & 0x000110-0x000112 & Reserved \\
    \hline 8 & \(0 \times 000014\) & \(0 \times 000114\) & INT0 - External Interrupt 0 \\
    \hline 9 & \(0 \times 000016\) & 0x000116 & IC1 - Input Capture 1 \\
    \hline 10 & \(0 \times 000018\) & \(0 \times 000118\) & OC1 - Output Compare 1 \\
    \hline 11 & 0x00001A & 0x00011A & T1 - Timer1 \\
    \hline 12 & 0x00001C & 0x00011C & DMA0 - DMA Channel 0 \\
    \hline 13 & 0x00001E & 0x00011E & IC2 - Input Capture 2 \\
    \hline 14 & 0x000020 & 0x000120 & OC2 - Output Compare 2 \\
    \hline 15 & \(0 \times 000022\) & \(0 \times 000122\) & T2 - Timer2 \\
    \hline 16 & 0x000024 & 0x000124 & T3 - Timer3 \\
    \hline 17 & \(0 \times 000026\) & 0x000126 & SPI1E - SPI1 Error \\
    \hline 18 & \(0 \times 000028\) & \(0 \times 000128\) & SPI1 - SPI1 Transfer Done \\
    \hline 19 & 0x00002A & 0x00012A & U1RX - UART1 Receiver \\
    \hline 20 & 0x00002C & 0x00012C & U1TX - UART1 Transmitter \\
    \hline 21 & 0x00002E & 0x00012E & ADC1 - ADC 1 \\
    \hline 22 & 0x000030 & 0x000130 & DMA1 - DMA Channel 1 \\
    \hline 23 & \(0 \times 000032\) & \(0 \times 000132\) & Reserved \\
    \hline 24 & \(0 \times 000034\) & 0x000134 & SI2C1- I2C1 Slave Events \\
    \hline 25 & \(0 \times 000036\) & \(0 \times 000136\) & MI2C1 - I2C1 Master Events \\
    \hline 26 & 0x000038 & 0x000138 & CM - Comparator Interrupt \\
    \hline 27 & 0x00003A & 0x00013A & CN - Change Notification Interrupt \\
    \hline 28 & 0x00003C & 0x00013C & INT1 - External Interrupt 1 \\
    \hline 29 & 0x00003E & 0x00013E & Reserved \\
    \hline 30 & 0x000040 & 0x000140 & IC7 - Input Capture 7 \\
    \hline 31 & \(0 \times 000042\) & \(0 \times 000142\) & IC8 - Input Capture 8 \\
    \hline 32 & 0x000044 & 0x000144 & DMA2 - DMA Channel 2 \\
    \hline 33 & 0x000046 & 0x000146 & OC3 - Output Compare 3 \\
    \hline 34 & \(0 \times 000048\) & \(0 \times 000148\) & OC4 - Output Compare 4 \\
    \hline 35 & 0x00004A & 0x00014A & T4 - Timer4 \\
    \hline 36 & 0x00004C & 0x00014C & T5 - Timer5 \\
    \hline 37 & 0x00004E & 0x00014E & INT2 - External Interrupt 2 \\
    \hline 38 & 0x000050 & 0x000150 & U2RX - UART2 Receiver \\
    \hline 39 & 0x000052 & \(0 \times 000152\) & U2TX - UART2 Transmitter \\
    \hline 40 & 0x000054 & 0x000154 & SPI2E - SPI2 Error \\
    \hline 41 & 0x000056 & 0x000156 & SPI2 - SPI2 Transfer Done \\
    \hline 42 & \(0 \times 000058\) & 0x000158 & C1RX - ECAN1 RX Data Ready \\
    \hline 43 & 0x00005A & 0x00015A & C1-ECAN1 Event \\
    \hline 44 & 0x00005C & 0x00015C & DMA3 - DMA Channel 3 \\
    \hline 45-52 & 0x00005E-0x00006C & 0x00015E-0x00016C & Reserved \\
    \hline 53 & 0x00006E & 0x00016E & PMP - Parallel Master Port \\
    \hline 54 & 0x000070 & 0x000170 & DMA - DMA Channel 4 \\
    \hline
    \end{tabular}

    PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 AND PIC24HJ128GPX02/X04

    TABLE 7-1: INTERRUPT VECTORS (CONTINUED)
    \begin{tabular}{|c|c|c|l|}
    \hline \begin{tabular}{c} 
    Vector \\
    Number
    \end{tabular} & \multicolumn{1}{|c|}{ IVT Address } & \multicolumn{1}{|c|}{ AIVT Address } & \multicolumn{1}{c|}{ Interrupt Source } \\
    \hline \hline \(55-68\) & \(0 \times 000072-0 \times 00008 \mathrm{C}\) & \(0 \times 000172-0 \times 00018 \mathrm{C}\) & Reserved \\
    \hline 69 & \(0 \times 00008 \mathrm{E}\) & \(0 \times 00018 \mathrm{E}\) & DMA5 - DMA Channel 5 \\
    \hline 70 & \(0 \times 000090\) & \(0 \times 000190\) & RTCC - Real Time Clock \\
    \hline \(71-72\) & \(0 \times 000092-0 \times 000094\) & \(0 \times 000192-0 \times 000194\) & Reserved \\
    \hline 73 & \(0 \times 000096\) & \(0 \times 000196\) & U1E - UART1 Error \\
    \hline 74 & \(0 \times 000098\) & \(0 \times 000198\) & U2E - UART2 Error \\
    \hline 75 & \(0 \times 00009 \mathrm{~A}\) & \(0 \times 00019 \mathrm{~A}\) & CRC - CRC Generator Interrupt \\
    \hline 76 & \(0 \times 00009 \mathrm{C}\) & \(0 \times 00019 \mathrm{C}\) & DMA6 - DMA Channel 6 \\
    \hline 77 & \(0 \times 00009 \mathrm{E}\) & \(0 \times 00019 \mathrm{E}\) & DMA7 - DMA Channel 7 \\
    \hline 78 & \(0 \times 0000 \mathrm{A0}\) & \(0 \times 0001 \mathrm{A0}\) & C1TX - ECAN1 TX Data Request \\
    \hline \(79-126\) & \(0 \times 0000 \mathrm{A2}-0 \times 0000 \mathrm{FE}\) & \(0 \times 0001 \mathrm{A2-0x0001FE}\) & Reserved \\
    \hline
    \end{tabular}

    \subsection*{7.3 Interrupt Control and Status Registers}

    PIC24HJ32GP302/304, PIC24HJ64GPX02/X04 and PIC24HJ128GPX02/X04 devices implement a total of 30 registers for the interrupt controller:
    - INTCON1
    - INTCON2
    - IFSx
    - IECx
    - IPCx
    - INTTREG

    \subsection*{7.3.1 INTCON1 AND INTCON2}

    Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

    \subsection*{7.3.2 IFSx}

    The IFS registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

    \subsection*{7.3.3 IECx}

    The IEC registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

    \subsection*{7.3.4 IPCx}

    The IPC registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

    \subsection*{7.3.5 INTTREG}

    The INTTREG register contains the associated interrupt vector number and the new CPU interrupt priority level, which are latched into vector number (VECNUM<6:0>) and Interrupt level (ILR<3:0>) bit fields in the INTTREG register. The new interrupt priority level is the priority of the pending interrupt.
    The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INTO (External Interrupt 0 ) is shown as having vector number 8 and a natural order priority of 0 . Thus, the INTOIF bit is found in IFSO<0>, the INTOIE bit in IECO<0>, and the INTOIP bits in the first position of IPC0 (IPC0<2:0>).

    \subsection*{7.3.6 STATUS/CONTROL REGISTERS}

    Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.
    - The CPU STATUS register, SR, contains the IPL<2:0> bits ( \(\mathrm{SR}<7: 5>\) ). These bits indicate the current CPU interrupt priority level. The user software can change the current CPU priority level by writing to the IPL bits.
    - The CORCON register contains the IPL3 bit which, together with IPL<2:0>, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.
    All Interrupt registers are described in Register 7-1 through Register 7-29.

    \subsection*{7.4 Interrupt Resources}

    Many useful resources related Interrupts are provided on the main product page of the Microchip web site for the devices listed in this data sheet. This product page, which can be accessed using this link, contains the latest updates and additional information.
    Note: In the event you are not able to access the product page using the link above, enter this URL in your browser:
    http://www.microchip.com/wwwprod-
    ucts/Devices.aspx?dDoc-
    Name=en534555

    \subsection*{7.4.1 KEY RESOURCES}
    - Section 32. "Interrupts (Part III)" (DS70214)
    - Code Samples
    - Application Notes
    - Software Libraries
    - Webinars
    - All related dsPIC33F/PIC24H Family Reference Manuals Sections
    - Development Tools

    \subsection*{7.5 Interrupt Control Registers}

    \section*{REGISTER 7-1: SR: CPU STATUS REGISTER \({ }^{(1)}\)}
    \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 \\
    \hline- & - & - & - & - & - & - & DC \\
    \hline bit 15 &
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline \(\mathrm{R} / \mathrm{W}-0^{(3)}\) & R/W-0 \({ }^{(3)}\) & \(\mathrm{R} / \mathrm{W}-0^{(3)}\) & R-0 & R/W & R/W-0 & R/W & R/W-0 \\
    \hline & \(\mathrm{IPL}<2: 0>{ }^{(2)}\) & & RA & N & OV & Z & C \\
    \hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
    \hline
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{lll}
    \(C=\) Clear only bit & \(R=\) Readable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(S=\) Set only bit & \(W=\) Writable bit & \(-n=\) Value at POR \\
    \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared & \(x=\) Bit is unknown \\
    \hline
    \end{tabular}
    bit 7-5

    > IPL<2:0>: CPU Interrupt Priority Level Status bits \({ }^{(\mathbf{2})}\)
    > \(111=\) CPU Interrupt Priority Level is \(7(15)\), user interrupts disabled
    > \(110=\) CPU Interrupt Priority Level is \(6(14)\)
    > \(101=\) CPU Interrupt Priority Level is \(5(13)\)
    > \(100=\) CPU Interrupt Priority Level is \(4(12)\)
    > \(011=\) CPU Interrupt Priority Level is \(3(11)\)
    > \(010=\) CPU Interrupt Priority Level is \(2(10)\)
    > \(001=\) CPU Interrupt Priority Level is \(1(9)\)
    > \(000=\) CPU Interrupt Priority Level is \(0(8)\)

    Note 1: For complete register details, see Register 3-1.
    2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON \(<3>\) ) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> =1. User interrupts are disabled when \(1 \mathrm{PL}<3>=1\).

    3: The IPL<2:0> Status bits are read-only when the NSTDIS bit \((\) INTCON1<15>) \(=1\).
    REGISTER 7-2: CORCON: CORE CONTROL REGISTER \({ }^{(1)}\)
    
    bit \(3 \quad\) IPL3: CPU Interrupt Priority Level Status bit 3 \({ }^{(\mathbf{2})}\)
    \(1=\) CPU interrupt priority level is greater than 7
    \(0=\) CPU interrupt priority level is 7 or less
    Note 1: For complete register details, see Register 3-2.
    2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

    \section*{REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline NSTDIS & - & - & - & - & - & - & - \\
    \hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
    \hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
    \hline - & DIVOERR & DMACERR & MATHERR & ADDRERR & STKERR & OSCFAIL & - \\
    \hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|}
    \hline \multirow[t]{3}{*}{bit 15} & NSTDIS: Interrupt Nesting Disable bit \\
    \hline & 1 = Interrupt nesting is disabled \\
    \hline & \(0=\) Interrupt nesting is enabled \\
    \hline bit 14-7 & Unimplemented: Read as '0' \\
    \hline \multirow[t]{2}{*}{bit 6} & DIVOERR: Arithmetic Error Status bit \\
    \hline & \begin{tabular}{l}
    1 = Math error trap was caused by a divide by zero \\
    \(0=\) Math error trap was not caused by a divide by zero
    \end{tabular} \\
    \hline bit 5 & DMACERR: DMA Controller Error Status bit 1 = DMA controller error trap has occurred \(0=\) DMA controller error trap has not occurred \\
    \hline \multirow[t]{3}{*}{bit 4} & MATHERR: Arithmetic Error Status bit \\
    \hline & 1 = Math error trap has occurred \\
    \hline & \(0=\) Math error trap has not occurred \\
    \hline \multirow[t]{3}{*}{bit 3} & ADDRERR: Address Error Trap Status bit \\
    \hline & 1 = Address error trap has occurred \\
    \hline & 0 = Address error trap has not occurred \\
    \hline \multirow[t]{3}{*}{bit 2} & STKERR: Stack Error Trap Status bit \\
    \hline & 1 = Stack error trap has occurred \\
    \hline & 0 = Stack error trap has not occurred \\
    \hline \multirow[t]{3}{*}{bit 1} & OSCFAIL: Oscillator Failure Trap Status bit \\
    \hline & 1 = Oscillator failure trap has occurred \\
    \hline & \(0=\) Oscillator failure trap has not occurred \\
    \hline bit 0 & Unimplemented: Read as '0' \\
    \hline
    \end{tabular}

    \section*{REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2}
    \begin{tabular}{|l|c|c|c|c|c|c|c|}
    \hline R/W-0 & R-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline ALTIVT & DISI & - & - & - & - & - & - \\
    \hline bit 15
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline- & - & - & - & - & INT2EP & INT1EP & INT0EP \\
    \hline bit 7 & & & & & bit 0 \\
    \hline
    \end{tabular}
    \[
    \begin{array}{|lll}
    \hline \text { Legend: } & & \\
    R=\text { Readable bit } & \mathrm{W}=\text { Writable bit } & \mathrm{U}=\text { Unimplemented bit, read as '0' } \\
    -\mathrm{n}=\text { Value at POR } & ' 1 \text { ' = Bit is set } & 0 \text { ' = Bit is cleared }
    \end{array} \mathrm{x=} \mathrm{Bit} \mathrm{is} \mathrm{unknown} \begin{aligned}
    & \\
    & \hline
    \end{aligned}
    \]
    bit 15 ALTIVT: Enable Alternate Interrupt Vector Table bit
    1 = Use alternate vector table
    0 = Use standard (default) vector table
    bit 14 DISI: DISI Instruction Status bit
    1 = DISI instruction is active
    \(0=\) DISI instruction is not active
    bit 13-3 Unimplemented: Read as ' 0 '
    bit 2 INT2EP: External Interrupt 2 Edge Detect Polarity Select bit
    1 = Interrupt on negative edge
    \(0=\) Interrupt on positive edge
    bit 1
    bit \(0 \quad\) INTOEP: External Interrupt 0 Edge Detect Polarity Select bit
    INT1EP: External Interrupt 1 Edge Detect Polarity Select bit 1 = Interrupt on negative edge
    0 = Interrupt on positive edge

    1 = Interrupt on negative edge
    \(0=\) Interrupt on positive edge

    REGISTER 7-5: IFSO: INTERRUPT FLAG STATUS REGISTER 0
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline - & DMA1IF & AD1IF & U1TXIF & U1RXIF & SPI1IF & SPI1EIF & T3IF \\
    \hline \multicolumn{7}{|l|}{bit 15} & bit 8 \\
    \hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline T2IF & OC2IF & IC2IF & DMAOIF & T1IF & OC1IF & IC1IF & INTOIF \\
    \hline bit 7 & & & & & & & bit 0 \\
    \hline
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{lll}
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared
    \end{tabular}
    bit 15 Unimplemented: Read as ' 0 '
    bit 14 DMA1IF: DMA Channel 1 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 13 AD1IF: ADC1 Conversion Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred

    U1TXIF: UART1 Transmitter Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 10
    bit 9
    bit 8
    bit 7
    bit 6
    bit \(5 \quad\) IC2IF: Input Capture Channel 2 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 4 DMAOIF: DMA Channel 0 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(3 \quad\) T1IF: Timer1 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred

    REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)
    bit 2 OC1IF: Output Compare Channel 1 Interrupt Flag Status bit \(1=\) Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(1 \quad\) IC1IF: Input Capture Channel 1 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(0 \quad\) INTOIF: External Interrupt 0 Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred

    REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1
    \begin{tabular}{|l|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline U2TXIF & U2RXIF & INT2IF & T5IF & T4IF & OC4IF & OC3IF & DMA2IF \\
    \hline bit 15 \\
    \begin{tabular}{|l|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline IC8IF & IC7IF & - & INT1IF & CNIF & CMIF & MI2C1IF & SI2C1IF \\
    \hline bit 7 &
    \end{tabular}
    \end{tabular}\(.\)\begin{tabular}{l} 
    bit 0 \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    bit 15 U2TXIF: UART2 Transmitter Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 14 U2RXIF: UART2 Receiver Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 13 INT2IF: External Interrupt 2 Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 12 T5IF: Timer5 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 11
    bit 10 OC4IF: Output Compare Channel 4 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(9 \quad\) OC3IF: Output Compare Channel 3 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 8 DMA2IF: DMA Channel 2 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(7 \quad\) IC8IF: Input Capture Channel 8 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(6 \quad\) IC7IF: Input Capture Channel 7 Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(5 \quad\) Unimplemented: Read as ' 0 '
    bit \(4 \quad\) INT1IF: External Interrupt 1 Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(3 \quad\) CNIF: Input Change Notification Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred

    REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1 (CONTINUED)
    bit 2 CMIF: Comparator Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(1 \quad\) MI2C1IF: I2C1 Master Events Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(0 \quad\) SI2C1IF: I2C1 Slave Events Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred

    REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline - & DMA4IF & PMPIF & - & - & - & - & - \\
    \hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
    \hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline - & - & - & DMA3IF & C11F \({ }^{(1)}\) & C1RXIF \({ }^{(1)}\) & SPI2IF & SPI2EIF \\
    \hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
    \hline
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{lll}
    \(\mathrm{R}=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
    \(-\mathrm{n}=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
    \end{tabular}
    bit 15 Unimplemented: Read as ' 0 '
    bit 14 DMA4IF: DMA Channel 4 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 13 PMPIF: Parallel Master Port Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 12-5 Unimplemented: Read as ' 0 '
    bit 4 DMA3IF: DMA Channel 3 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(3 \quad\) C1IF: ECAN1 Event Interrupt Flag Status bit \({ }^{(1)}\)
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(2 \quad\) C1RXIF: ECAN1 Receive Data Ready Interrupt Flag Status bit \({ }^{(1)}\)
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 1 SPI2IF: SPI2 Event Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(0 \quad\) SPI2EIF: SPI2 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred

    Note 1: Interrupts disabled on devices without ECAN \({ }^{T M}\) modules.

    REGISTER 7-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & RTCIF & DMA5IF & - & - & - & - & - \\
    \hline bit 15
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline \multicolumn{9}{|c|}{ U-0 } & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & - & - & - & - & - & - & - \\
    \hline bit 7
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{lll}
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
    \end{tabular}\(\quad x=\) Bit is unknown
    bit 15 Unimplemented: Read as ' 0 '
    bit 14 RTCIF: Real-Time Clock and Calendar Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 13
    bit 12-0
    DMA5IF: DMA Channel 5 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    Unimplemented: Read as ' 0 '

    REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & - & - & - & - & - & - & - \\
    \hline bit 15
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
    \hline - & C1TXIF \({ }^{(1)}\) & DMA7IF & DMA6IF & CRCIF & U2EIF & U1EIF & - \\
    \hline \multicolumn{8}{|l|}{bit 7} \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & \\
    \(R=\) Readable bit & \(\mathrm{W}=\) Writable bit & \(\mathrm{U}=\) Unimplemented bit, read as ' 0 ' \\
    \(-\mathrm{n}=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    \begin{tabular}{ll} 
    bit 15-7 & Unimplemented: Read as '0' \\
    bit 6 & C1TXIF: ECAN1 Transmit Data Request Interrupt Flag Status bit \({ }^{(1)}\) \\
    & \(1=\) Interrupt request has occurred \\
    & \(0=\) Interrupt request has not occurred
    \end{tabular}
    bit 5 DMA7IF: DMA Channel 7 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit 4 DMA6IF: DMA Channel 6 Data Transfer Complete Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(3 \quad\) CRCIF: CRC Generator Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit 2 U2EIF: UART2 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    0 = Interrupt request has not occurred
    bit 1 U1EIF: UART1 Error Interrupt Flag Status bit
    1 = Interrupt request has occurred
    \(0=\) Interrupt request has not occurred
    bit \(0 \quad\) Unimplemented: Read as ' 0 '
    Note 1: Interrupts disabled on devices without ECAN \({ }^{\text {TM }}\) modules.

    REGISTER 7-10: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline- & DMA1IE & AD1IE & U1TXIE & U1RXIE & SPI1IE & SPI1EIE & T3IE \\
    \hline bit 15 & & & & bit 8 \\
    \hline
    \end{tabular}
    \begin{tabular}{|l|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline T2IE & OC2IE & IC2IE & DMAOIE & T1IE & OC1IE & IC1IE & INTOIE \\
    \hline bit 7
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    \begin{tabular}{ll} 
    bit 15 & Unimplemented: Read as ' 0 ' \\
    bit 14 & DMA1IE: DMA Channel 1 Data Transfer Complete Interrupt Enable bit \\
    & \(1=\) Interrupt request enabled \\
    & \(0=\) Interrupt request not enabled
    \end{tabular}
    bit 13 AD1IE: ADC1 Conversion Complete Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 12 U1TXIE: UART1 Transmitter Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    U1RXIE: UART1 Receiver Interrupt Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit 10 SPI1IE: SPI1 Event Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(9 \quad\) SPI1EIE: SPI1 Error Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(8 \quad\) T3IE: Timer3 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(7 \quad\) T2IE: Timer2 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(6 \quad\) OC2IE: Output Compare Channel 2 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(5 \quad\) IC2IE: Input Capture Channel 2 Interrupt Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit 4 DMAOIE: DMA Channel 0 Data Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(3 \quad\) T1IE: Timer1 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled

    REGISTER 7-10: IECO: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)
    \begin{tabular}{ll} 
    bit 2 & OC1IE: Output Compare Channel 1 Interrupt Enable bit \\
    & \(1=\) Interrupt request enabled \\
    \(0=\) Interrupt request not enabled \\
    bit 1 & \begin{tabular}{l} 
    IC1IE: Input Capture Channel 1 Interrupt Enable bit \\
    1
    \end{tabular} \\
    & \begin{tabular}{l}
    \(0=\) Interrupt request enabled \\
    bit 0
    \end{tabular} \\
    & \begin{tabular}{l} 
    INTOIE: External Interrupt 0 Flag Status bit \\
    1
    \end{tabular} \\
    & \(0=\) Interrupt request enabled \\
    &
    \end{tabular}

    REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline U2TXIE & U2RXIE & INT2IE & T5IE & T4IE & OC4IE & OC3IE & DMA2IE \\
    \hline bit 15 & & & & bit 8 \\
    \hline
    \end{tabular}
    \begin{tabular}{|l|c|c|c|c|c|c|c|c|}
    \hline R/W-0 & R/W-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline IC8IE & IC7IE & - & INT1IE & CNIE & CMIE & MI2C1IE & SI2C1IE \\
    \hline bit 7
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1\) ' \(=\) Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    bit 15 U2TXIE: UART2 Transmitter Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 14 U2RXIE: UART2 Receiver Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 13 INT2IE: External Interrupt 2 Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 12 T5IE: Timer5 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(11 \quad\) T4IE: Timer4 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 10 OC4IE: Output Compare Channel 4 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(9 \quad\) OC3IE: Output Compare Channel 3 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 8 DMA2IE: DMA Channel 2 Data Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(7 \quad\) IC8IE: Input Capture Channel 8 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 6 IC7IE: Input Capture Channel 7 Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(5 \quad\) Unimplemented: Read as ' 0 '
    bit \(4 \quad\) INT1IE: External Interrupt 1 Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit 3 CNIE: Input Change Notification Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled

    REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)
    bit 2 CMIE: Comparator Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 1 MI2C1IE: I2C1 Master Events Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(0 \quad\) SI2C1IE: I2C1 Slave Events Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled

    REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & DMA4IE & PMPIE & - & - & - & - & - \\
    \hline bit 15 & & & \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 \\
    \hline- & - & - & DMA3IE & C1IE \(^{(\mathbf{1})}\) & C1RXIE \(^{(\mathbf{1})}\) & SPI2IE & SPI2EIE \\
    \hline bit 7 &
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{lll}
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0 '=\) Bit is cleared
    \end{tabular}\(\quad x=\) Bit is unknown
    bit 15 Unimplemented: Read as ' 0 '
    bit 14 DMA4IE: DMA Channel 4 Data Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    0 = Interrupt request not enabled
    bit 13 PMPIE: Parallel Master Port Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 12-5 Unimplemented: Read as ' 0 '
    bit 4 DMA3IE: DMA Channel 3 Data Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request has enabled
    bit \(3 \quad\) C1IE: ECAN1 Event Interrupt Enable bit \({ }^{(1)}\)
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(2 \quad\) C1RXIE: ECAN1 Receive Data Ready Interrupt Enable bit \({ }^{(1)}\)
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 1 SPI2IE: SPI2 Event Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(0 \quad\) SPI2EIE: SPI2 Error Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled

    Note 1: Interrupts disabled on devices without ECAN \({ }^{\text {TM }}\) modules.

    REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & RTCIE & DMA5IE & - & - & - & - & - \\
    \hline bit 15
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & - & - & - & - & - & - & - \\
    \hline bit 7 & & & \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1\) ' = Bit is set & \(' 0\) ' = Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|}
    \hline bit 15 & Unimplemented: Read as ' 0 ' \\
    \hline bit 14 & \begin{tabular}{l}
    RTCIE: Real-Time Clock and Calendar Interrupt Enable bit \\
    1 = Interrupt request enabled \\
    0 = Interrupt request not enabled
    \end{tabular} \\
    \hline bit 13 & DMA5IE: DMA Channel 5 Data Transfer Complete Interrupt Enable bit
    \[
    \begin{aligned}
    & 1=\text { Interrupt request enabled } \\
    & 0=\text { Interrupt request not enabled }
    \end{aligned}
    \] \\
    \hline bit 12-0 & Unimplemented: Read as '0' \\
    \hline
    \end{tabular}

    \section*{REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4}
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 & U-0 \\
    \hline- & - & - & - & - & - & - & - \\
    \hline bit 15 & & & \\
    bit 8 \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & R/W-0 & U-0 \\
    \hline- & C1TXIE \(^{(1)}\) & DMA7IE & DMA6IE & CRCIE & U2EIE & U1EIE & - \\
    \hline bit 7
    \end{tabular}

    \section*{Legend:}
    \begin{tabular}{|c|c|c|c|}
    \hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemen & as '0' \\
    \hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
    \hline
    \end{tabular}
    \begin{tabular}{ll} 
    bit 15-7 & Unimplemented: Read as '0' \\
    bit 6 & C1TXIE: ECAN1 Transmit data request Interrupt Enable bit \({ }^{(1)}\) \\
    & \(1=\) Interrupt request occurred \\
    & \(0=\) Interrupt request not occurred
    \end{tabular}
    bit 5 DMA7IE: DMA Channel 7 Data Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 4 DMA6IE: DMA Channel 6 Data Transfer Complete Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 3 CRCIE: CRC Generator Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit 2 U2EIE: UART2 Error Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(1 \quad\) U1EIE: UART1 Error Interrupt Enable bit
    1 = Interrupt request enabled
    \(0=\) Interrupt request not enabled
    bit \(0 \quad\) Unimplemented: Read as ' 0 '
    Note 1: Interrupts disabled on devices without ECAN \({ }^{\text {TM }}\) modules.

    REGISTER 7-15: IPCO: INTERRUPT PRIORITY CONTROL REGISTER 0
    \begin{tabular}{|c|c|c|c|c|c|c|c|}
    \hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
    \hline - & & T11P<2:0> & & - & \multicolumn{3}{|c|}{OC1IP<2:0>} \\
    \hline \multicolumn{8}{|l|}{bit 15 bit 8} \\
    \hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
    \hline - & & IC1IP<2:0> & & - & & OIP<2: & \\
    \hline \multicolumn{8}{|l|}{bit \(7 \times\) bit 0} \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|c|c|}
    \hline \multicolumn{4}{|l|}{Legend:} \\
    \hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemente & as '0' \\
    \hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|}
    \hline bit 15 & Unimplemented: Read as ' 0 ' \\
    \hline \multirow[t]{7}{*}{bit 14-12} & T1IP<2:0>: Timer1 Interrupt Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \\
    \hline & - \\
    \hline & \(001=\) Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline bit 11 & Unimplemented: Read as ' 0 ' \\
    \hline \multirow[t]{7}{*}{bit 10-8} & OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & \\
    \hline & - \\
    \hline & - \\
    \hline & 001 = Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline bit 7 & Unimplemented: Read as ' 0 ' \\
    \hline \multirow[t]{7}{*}{bit 6-4} & IC1IP<2:0> : Input Capture Channel 1 Interrupt Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \\
    \hline & - \\
    \hline & \(001=\) Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline bit 3 & Unimplemented: Read as ' 0 ' \\
    \hline \multirow[t]{7}{*}{bit 2-0} & INTOIP<2:0>: External Interrupt 0 Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \\
    \hline & - \\
    \hline & \(001=\) Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline
    \end{tabular}

    REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1
    \begin{tabular}{|c|ccc|c|cccc|}
    \hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
    \hline- & & T2IP<2:0> & - & & OC2IP<2:0> & \\
    \hline bit 15 & & & & & bit 8 \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|ccc|c|cccc|}
    \hline U-0 & R/W-1 & R/W-0 & R/W-0 & U-0 & R/W-1 & R/W-0 & R/W-0 \\
    \hline- & & IC2IP<2:0> & - & & DMAOIP<2:0> & \\
    \hline bit 7 & & & & & \\
    \hline
    \end{tabular}
    \begin{tabular}{|lll|}
    \hline Legend: & & \\
    \(R=\) Readable bit & \(W=\) Writable bit & \(U=\) Unimplemented bit, read as ' 0 ' \\
    \(-n=\) Value at POR & \(' 1 '=\) Bit is set & \(' 0\) ' \(=\) Bit is cleared \(\quad x=\) Bit is unknown \\
    \hline
    \end{tabular}
    \begin{tabular}{|c|c|}
    \hline bit 15 & Unimplemented: Read as '0' \\
    \hline \multirow[t]{7}{*}{bit 14-12} & T2IP<2:0>: Timer2 Interrupt Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \\
    \hline & - in \\
    \hline & 001 = Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline bit 11 & Unimplemented: Read as '0' \\
    \hline \multirow[t]{7}{*}{bit 10-8} & OC2IP<2:0>: Output Compare Channel 2 Interrupt Priority bits \\
    \hline & 111 = Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \\
    \hline & - \\
    \hline & 001 = Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline bit 7 & Unimplemented: Read as ' 0 ' \\
    \hline \multirow[t]{7}{*}{bit 6-4} & IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \\
    \hline & - \\
    \hline & \(001=\) Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline bit 3 & Unimplemented: Read as ' 0 ' \\
    \hline \multirow[t]{7}{*}{bit 2-0} & DMAOIP<2:0>: DMA Channel 0 Data Transfer Complete Interrupt Priority bits \\
    \hline & \(111=\) Interrupt is priority 7 (highest priority interrupt) \\
    \hline & - \\
    \hline & - \({ }^{\text {c }}\) \\
    \hline & - \\
    \hline & 001 = Interrupt is priority 1 \\
    \hline & \(000=\) Interrupt source is disabled \\
    \hline
    \end{tabular}

    REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2
    
    \begin{tabular}{|c|c|c|c|}
    \hline \multicolumn{4}{|l|}{Legend:} \\
    \hline \(\mathrm{R}=\) Readable bit & W = Writable bit & \(\mathrm{U}=\) Unimplemente & as '0' \\
    \hline -n = Value at POR & ' 1 ' = Bit is set & ' 0 ' = Bit is cleared & \(x=\) Bit is unknown \\
    \hline
    \end{tabular}
    ```

    bit 15 Unimplemented: Read as '0'
    bit 14-12 U1RXIP<2:0>: UART1 Receiver Interrupt Priority bits
    111 = Interrupt is priority 7 (highest priority interrupt)
    \bullet
    •
    \bullet
    001 = Interrupt is priority 1
    0 0 0 = Interrupt source is disabled
    bit 11 Unimplemented: Read as '0'
    bit 10-8 SPI1IP<2:0>: SPI1 Event Interrupt Priority bits
    111 = Interrupt is priority 7 (highest priority interrupt)
    •
    •
    -
    001 = Interrupt is priority 1
    000= Interrupt source is disabled
    bit 7 Unimplemented: Read as '

