



# **AC-DC Front End Power Supplies**

The TET1500 Series is a 1500 W AC to DC power-factor-corrected (PFC) power supply that converts standard AC or HVDC power into a main output of 12 VDC for powering intermediate bus architectures (IBA) in high performance and reliability servers, routers, and network switches.



# **Key Features & Benefits**

- High Efficiency, typ. 96% efficiency at half load
- Universal input voltage range: 90-305 VAC
- High voltage DC input: 180-400 VDC
- AC input with power factor correction
- Always-On standby output:
  - Programmable 3.3 V / 5 V (16.5 W)
- Hot-plug capable
- Parallel operation with active analog current sharing
- Digital controls for improved performance
- High density design: 35 W/in<sup>3</sup>
- Small form factor (W x H x L): 54.5 x 40.0 x 321.5 mm
   2.14 x 1.57 x 12.66 in
- I2C communication interface for control, programming and monitoring with Power Management Bus protocol
- Over temperature, output over voltage and over current protection
- 256 Bytes of EEPROM for user information
- 2 Status LEDs: OK and FAIL with fault signalling

# **Applications**

- High Performance Servers
- Routers
- Switches



#### 1. ORDERING INFORMATION

#### MODELS WITH PROGRAMMABLE 3.3 V / 5 V STANDBY OUTPUT

TET	1500		12		054	х	Ax
<b>Product Family</b>	Power Level	Dash	V1 Output	Dash	Width	Airflow	Input
TET Front-Ends	1500 W		12 V		54 mm	N: Normal <sup>1</sup> R: Reverse <sup>2</sup>	A: C14 Socket AC: C16 Socket AH: HVDC Socket

- <sup>1</sup> "N" Normal Airflow from Output connector to Input AC socket
- <sup>2</sup> "R" Reverse Airflow from Input AC socket to Output connector

# 2. OVERVIEW

The TET1500 Series AC/DC power supply is combination of analog and DSP control, highly efficient front-end power supply. It incorporates resonance-soft-switching technology and interleaved power trains to reduce component stresses, providing increased system reliability and very high efficiency. With a wide input operational voltage range and minimal derating of output power with input voltage and temperature, the TET1500 power supply maximizes power availability in demanding server, network, and other high availability applications. The supply is fan cooled and ideally suited for integration with a matching airflow paths. The PFC stage is digitally controlled using a state-of-the-art digital signal processing algorithm to guarantee best efficiency and unity power factor over a wide operating range.

The DC/DC stage uses soft switching resonant techniques in conjunction with synchronous rectification. An active OR-ing device on the output ensures no reverse load current and renders the supply ideally suited for operation in redundant power systems. The always-on standby output, provides power to external power distribution and management controllers. It is protected with an active OR-ing device for maximum reliability. Status information is provided with front-panel LEDs.

In addition, the power supply can be controlled and the fan speed set via the I2C bus. The I2C bus allows full monitoring of the supply, including input and output voltage, current, power, and inside temperatures. The fan speed is adjusted automatically depending on the actual power demand and supply temperature and can be overridden through the I2C bus.




Figure 1. TET1500 Series Block Diagram



TET1500 Series

# 3. ABSOLUTE MAXIMUM RATINGS

Stresses in excess of the absolute maximum ratings may cause performance degradation, adversely affect long-term reliability, and cause permanent damage to the supply.

PARAME	TER	DESCRIPTION / CONDITION	MIN	МОМ	MAX	UNIT
Vi maxc	Maximum Innut	Continuous			305	VAC
VIIIIAXC	Maximum Input	Continuous			400	VDC

# 4. INPUT SPECIFICATIONS

General Condition:  $T_A = 0...50$ °C unless otherwise specified.

V <sub>riceam</sub> Nominal Input Voltage         100 230 277 PMC         VAC 200 350 PMC         VDC 200 SMC 200 PMC         PMC 200 SMC 200 PMC	PARAM	IETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
V	17	Naminal Input Valtage		100	230	277	VAC
I/I         Input Voltage Ranges         Normal operating (V,mm to V,mmax)         180         400         VDC           II max         Max Input Current         Vin = 100 VAC, 836 W Vin = 200 VAC, 1500 W         10         Arms           I/p         Inrush Current Limitation         Vin = 200 VAC, 1500 W         9         Arms           I/p         Input Frequency         40         50/60         70         Hz           PF         Power Factor         Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz         0.9         W/VA           50%, Load         0.98         W/VA           50%, Load         0.98         W/VA           10%, Load         0.98         W/VA           17HD         Input iTHD         20%, Load         0.98         W/VA           10%, Load         5         %           Vior         Turn-on Input Voltage*         Ramping up         85         90         VAC           Vior         Turn-off Input Voltage         Ramping down         79         84	Vi nom	Nominai input voitage		200		350	VDC
Win   100 VAC, 836 W   10 Arms   100 VAC, 836 W   10 Arms   100 VAC, 836 W   100 Arms   100 VAC, 1500 W   100 VAC, 15	IZ.	Input Voltago Pangos	Normal operating (14 + to 14 - )	90		305	VAC
If max         Max Input Current         Vin = 200 VAC, 1500 W         9         Arms           I/p         Inrush Current Limitation         Vinit to Vinits, Terc = 25°C (Figure 4)         20         Ap           Fi         Input Frequency         40         50/60         70         Hz           PF         Power Factor         230 VAC/277 VAC, 50 Hz and 60 Hz         0.9         W/VA           10%, Load         0.98         W/VA           50%, Load         0.98         W/VA           100%, Load         0.98         W/VA           100%, Load         0.98         W/VA           100%, Load         0.98         W/VA           100%, Load         0.98         W/VA           10%, Load         10         %           50%, Load         10         %           50%, Load         5         %           70         84         VAC           70         84         VAC <td>ν,</td> <td>input voltage hanges</td> <td>Normal operating (Vimin to Vimax)</td> <td>180</td> <td></td> <td>400</td> <td>VDC</td>	ν,	input voltage hanges	Normal operating (Vimin to Vimax)	180		400	VDC
In put Frequency         Vin = 200 VAC, 1500 W         9 Arms           Fi         Input Frequency         40 50/60 70 Hz           PF         Power Factor         Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz           10%, Load         0.9         W/VA           50%, Load         0.98         W/VA           50%, Load         0.98         W/VA           Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz         10%, Load         10         %           ITHD         Input iTHD         20%, Load         10         %           50%, Load         50%, Load         10         %           50%, Load         50%, Load         5         %           100%, Load         5         %         %           V <sub>i or</sub> Turn-on Input Voltage¹         Ramping up         85         90         VAC           V <sub>i or</sub> Turn-off Input Voltage¹         Ramping down         167         172         VDC           V <sub>i or</sub> 230 VAC/277VAC, 10% load, T <sub>i</sub> = 25°C         95         %         %           V <sub>i in</sub> = 230 VAC/277VAC, 50% load, T <sub>i</sub> = 25°C         95         %         %           V <sub>i in</sub> = 230 VAC/277VAC, 50% load, T <sub>i</sub> = 25°C         95         %         %           V <sub></sub>	li mav	May Input Current	Vin = 100 VAC, 836 W			10	Arms
F   Input Frequency   40   50/60   70   Hz	II IIIax	wax input ourrent	Vin = 200 VAC, 1500 W			9	Arms
PF = Power Factor	lip	Inrush Current Limitation	$V_{i min}$ to $V_{i max}$ , $T_{PTC} = 25$ °C (Figure 4)			20	Ap
PF       Power Factor       10%, Load       0.9       W/VA         20%, Load       0.98       W/VA         50%, Load       0.98       W/VA         ITHD       Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz         10%, Load       10       %         50%, Load       10       %         50%, Load       5       %         100%, Load       5       %         V <sub>i on</sub> Turn-on Input Voltage¹       Ramping up       85       90       VAC         V <sub>i on</sub> Turn-off Input Voltage       Ramping down       79       84       VAC         Turn-off Input Voltage       Ramping down       167       172       VDC         Input       Efficiency without Fan at AC input       ViN = 230 VAC/277VAC, 10% load, 7A = 25°C       95       95       96       96       96       96       96       96       96       97       98 <td><b>F</b>i</td> <td>Input Frequency</td> <td></td> <td>40</td> <td>50/60</td> <td>70</td> <td>Hz</td>	<b>F</b> i	Input Frequency		40	50/60	70	Hz
PF       Power Factor       20%, Load       0.98       W/VA         50%, Load       0.98       W/VA         100%, Load       0.98       W/VA         ITHD       Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz       10       %         10%, Load       10       %         50%, Load       10       %         50%, Load       5       %         100%, Load       5       %         100%, Load       5       %         V <sub>i ori</sub> Turn-on Input Voltage¹       Ramping up       85       90       VAC         V <sub>i ori</sub> Turn-off Input Voltage       Ramping down       79       84       VAC         Turn-off Input Voltage       Ramping down       167       172       VDC         Part = 230 VAC/277VAC, 10% load, $T_A = 25^{\circ}$ C       90       90       VIN = 230 VAC/277VAC, 20% load, $T_A = 25^{\circ}$ C       95       %         V <sub>I</sub> = 230 VAC/277VAC, 50% load, $T_A = 25^{\circ}$ C       96       96       %         V <sub>I</sub> = 230 VAC/277VAC, 100% load, $T_A = 25^{\circ}$ C       93       After last AC zero point to $V_I \ge 11.4$ V, Vss within       10       Market			Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz				
			10%, Load	0.9			W/VA
THD   Input iTHD   Input i	PF	Power Factor	20%, Load	0.98			W/VA
			50%, Load	0.98			W/VA
10%, Load   10    %    10    %    10    %    10    %    10    %    10    %    10    %    10    %    10    %    10    %    10    %    10    %    100%, Load    5    %    172    177    VDC    167    172    173    VDC    167    172    173    VDC    167    172    173    VDC    167    172    173    VDC    167    173    173    VDC    173			100%, Load	0.98			W/VA
iTHD       Input iTHD       20%, Load       10       %         50%, Load       5       %         100%, Load       5       % $V_{i on}$ Turn-on Input Voltage¹       Ramping up       85       90       VAC $V_{i off}$ Turn-off Input Voltage       Ramping down       79       84       VAC $V_{i off}$ Turn-off Input Voltage       Ramping down       167       172       VDC $V_{i off}$ ViN = 230 VAC/277VAC, 10% load, $T_{i off}$ = 25°C       90       95       % $V_{i off}$ ViN = 230 VAC/277VAC, 20% load, $T_{i off}$ = 25°C       96       %       % $V_{i off}$ ViN = 230 VAC/277VAC, 100% load, $T_{i off}$ = 25°C       93       % $V_{i off}$ After last AC zero point to $V_{i off}$ ≥ 11.4 V, Vse within       10       ms			Vi = 230 VAC/277 VAC, 50 Hz and 60 Hz				
$V_{l \ on} = \begin{array}{ccccccccccccccccccccccccccccccccccc$			10%, Load			10	%
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	iTHD	Input iTHD	20%, Load			10	%
V <sub>i on</sub> Turn-on Input Voltage¹       Ramping up       85       90       VAC         V <sub>i off</sub> 172       177       VDC         V <sub>i off</sub> Turn-off Input Voltage       Ramping down       79       84       VAC         Turn-off Input Voltage       Ramping down       167       172       VDC         η       Efficiency without Fan at AC input       V <sub>IN</sub> = 230 VAC/277VAC, 10% load, $T_A$ = 25°C       90       95       95       96       %         V <sub>IN</sub> = 230 VAC/277VAC, 50% load, $T_A$ = 25°C       96       96       %       %       Matter last AC zero point to $V_I$ ≥ 11.4 V, VsB within       10       ms			50%, Load			5	%
V <sub>I on</sub> Turn-on Input Voltage¹       Ramping up       172       177       VDC $V_{I off}$ Turn-off Input Voltage       Ramping down       79       84       VAC $V_{I N}$ 167       172       VDC $V_{I N}$ 230 VAC/277VAC, 10% load, $T_A$ 25°C       90 $V_{I N}$ 230 VAC/277VAC, 20% load, $T_A$ 25°C       95 $V_{I N}$ 230 VAC/277VAC, 50% load, $T_A$ 25°C       96 $V_{I N}$ 230 VAC/277VAC, 100% load, $T_A$ 25°C       93 $T_{I N}$ After last AC zero point to $V_I$ 11.4 V, VsB within       10			100%, Load			5	%
$V_{loff} \qquad \text{Turn-off Input Voltage} \qquad \text{Ramping down} \qquad \begin{array}{c} 172 \\ 79 \\ 167 \\ 172 \\ \hline \end{array} \qquad \begin{array}{c} 84 \\ \text{VAC} \\ 167 \\ 172 \\ \text{VDC} \\ \end{array}$	IZ.	Turn-on Input Voltage1	Pamping up	85		90	VAC
V <sub>I off</sub> Turn-off Input Voltage       Ramping down       167       172       VDC         V <sub>IN</sub> = 230 VAC/277VAC, 10% load, $T_A$ = 25°C       90         η       Efficiency without Fan at AC input       V <sub>IN</sub> = 230 VAC/277VAC, 20% load, $T_A$ = 25°C       95         V <sub>IN</sub> = 230 VAC/277VAC, 50% load, $T_A$ = 25°C       96         V <sub>IN</sub> = 230 VAC/277VAC, 100% load, $T_A$ = 25°C       93         After last AC zero point to V₁ ≥ 11.4 V, VsB within       10	V <sub>I</sub> on	rum-on input voltage	папріну цр	172		177	VDC
$V_{\text{IN}} = 230 \text{ VAC/277VAC}, 10\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 90$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 20\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 95$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 50\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 96$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$ $V_{\text{IN}} = 230 \text{ VAC/277VAC}, 100\% \text{ load}, \ T_{\text{A}} = 25^{\circ}\text{C} \qquad 93$	I/	Turn-off Input Voltago	Pamping down	79		84	VAC
$η$ Efficiency without Fan at AC input $V_{IN} = 230$ VAC/277VAC, 20% load, $T_A = 25$ °C 95 $V_{IN} = 230$ VAC/277VAC, 50% load, $T_A = 25$ °C 96 $V_{IN} = 230$ VAC/277VAC, 100% load, $T_A = 25$ °C 93 After last AC zero point to $V_1 ≥ 11.4$ V, V <sub>SB</sub> within 10 ms	<b>V</b> i off	rum-on input voltage	namping down	167		172	VDC
$η$ input $V_{IN} = 230 \text{ VAC}/277\text{VAC}$ , 50% load, $T_A = 25^{\circ}\text{C}$ 96 $V_{IN} = 230 \text{ VAC}/277\text{VAC}$ , 100% load, $T_A = 25^{\circ}\text{C}$ 93 After last AC zero point to $V_I \ge 11.4 \text{ V}$ , V <sub>SB</sub> within 10 ms			$V_{IN} = 230 \text{ VAC/}277\text{VAC}, 10\% \text{ load}, T_A = 25^{\circ}\text{C}$	90			
Input $V_{IN} = 230 \text{ VAC}/277\text{VAC}$ , 50% load, $T_A = 25^{\circ}\text{C}$ 96 $V_{IN} = 230 \text{ VAC}/277\text{VAC}$ , 100% load, $T_A = 25^{\circ}\text{C}$ 93 After last AC zero point to $V_1 \ge 11.4 \text{ V}$ , V <sub>SB</sub> within 10 ms	n		$V_{IN} = 230 \text{ VAC/}277\text{VAC}, 20\% \text{ load}, \ \textit{T}_A = 25^{\circ}\text{C}$	95			0%
After last AC zero point to $V_1 \ge 11.4 \text{ V}$ , $V_{SB}$ within	1	input	$V_{IN} = 230 \text{ VAC}/277 \text{VAC}, 50\% \text{ load}, T_A = 25^{\circ}\text{C}$	96			%
				93			
	T <sub>Vout_hold</sub>	12V1 Hold-up Time	After last AC zero point to $V_1 \ge 11.4 \text{ V}$ , V <sub>SB</sub> within regulation, $V_1 = 230 \text{ VAC}$ , $P_{\text{x nom}}$	10			ms
T <sub>Vsb_hold</sub> Vsb Hold-up Time V <sub>SB</sub> , full load 100 ms	$T_{Vsb\_hold}$	Vsb Hold-up Time		100			ms

Table 1. Input Specification

<sup>&</sup>lt;sup>1</sup> The Front-End is provided with a minimum hysteresis of 5V during turn-on and turn-off within the ranges



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

#### **4.1 INPUT FUSE**

The PSU has dual pole fusing for the AC input. Time-lag 16A input fuse (5 x 20 mm) in series with the L line and N line inside the power supply protect against severe defects. The fuses are not accessible from the outside and are therefore not serviceable parts.

#### **4.2 INRUSH CURRENT**

The AC-DC power supply exhibits an X-capacitance of only 2.1 μF, resulting in a low and short peak current when the supply is connected to the mains. The internal bulk capacitor will be charged through a PTC which will limit the inrush current.

NOTE: Do not repeat plug-in/out operations within a short time, or else the internal in-rush current limiting device (PTC) may not sufficiently cool down and excessive inrush current or component failure(s) may result.

#### 4.3 INPUT UNDER-VOLTAGE


If the sinusoidal input voltage stays below the input under voltage lockout threshold Vi on, the supply will be inhibited. Once the input voltage returns within the normal operating range, the supply will return to normal operation again.

#### 4.4 POWER FACTOR CORRECTION

Power factor correction (PFC) is achieved by controlling the input current waveform synchronously with the input voltage. A digital controller is implemented giving outstanding PFC results over a wide input voltage and load ranges. The input current will follow the shape of the input voltage.

#### 4.5 EFFICIENCY

High efficiency (see *Figure 2*) is achieved by using state-of-the-art silicon power devices in conjunction with soft-transition topologies minimizing switching losses and a full digital control scheme. Synchronous rectifiers on the output reduce the losses in the high current output path. The speed of the fan is digitally controlled to keep all components at an optimal operating temperature regardless of the ambient temperature and load conditions.






Figure 2. Efficiency vs. Load current (ratio metric loading)

Figure 3. Power factor vs. Load current




Figure 4. Inrush current, Vin = 305 VAC, 90°, CH1: Iin (10A/div), CH4: Vin (300V/div)



# 4.6 AC LINE TRANSIENT SPECIFICATION

AC line transient conditions shall be defined as "sag" and "surge" conditions. "Sag" conditions are also commonly referred to as "brownout", these conditions will be defined as the AC line voltage dropping below nominal voltage conditions. "Surge" will be defined to refer to conditions when the AC line voltage rises above nominal voltage, the power supply shall meet the requirements under the following AC line sag and surge conditions. The peak current shall not exceed 3 times inrush current during ride through time. There shall be 3.5s of normal AC input power between each dropout.

#### AC Line Sag (3.5 sec interval between each sagging)

Duration	Sag	Operating AC Voltage	Load condition	Performance Criteria*
10s	20%	100 VAC/200 VAC	1* P <sub>1 nom</sub>	Class A
500ms	30%	100 VAC/200 VAC	1* P <sub>1 nom</sub>	Class A
200ms	60%	100 VAC/200 VAC	1* P <sub>1 nom</sub>	Class B
20ms	100%	100 VAC/200 VAC	0.5* <i>P</i> <sub>1 nom</sub>	Class A
10ms	100%	100 VAC/200 VAC	1* P <sub>1 nom</sub>	Class A

Table 2. AC Line Sag Transient Performance

Note: 1. Performance criteria Class A is "Normal performance within the specification limits".

2. Performance criterial Class B is "Temporary degradation or loss of function or with is self-recoverable".



# 5. OUTPUT SPECIFICATIONS

General Condition: Ta = 0...50°C unless otherwise specified.

		<u> </u>		D. SUNI	NON	BEAN	
PARAMETE		DESCRIPTION / CONDI	TION	MIN	NOM	MAX	UNIT
Main Output							
V <sub>1 nom</sub>	Nominal Output Voltage	0.5 · / <sub>1 nom</sub> , $T_{amb} = 25  ^{\circ}\text{C}$			12		VDC
V <sub>1 set</sub>	Output Setpoint Accuracy			-0.5		+0.5	% V <sub>1 nom</sub>
dV <sub>1 tot</sub>	Total Regulation	$V_{i \text{ min}}$ to $V_{i \text{ max}}$ , 0 to 100% $A_{i \text{ not}}$ 305 VAC > $V_{i \text{not}} \ge 180 \text{ VAC}$ , $V_{i \text{not}}$		-2		+2	% V <sub>1 nom</sub>
P <sub>1 nom</sub>	Nominal Output Power	400 VDC > V <sub>in</sub> ≥ 180 VDC, V			1500		W
· / nom	rioniniai Galpat i Giroi	180 VAC > V <sub>in</sub> ≥ 90 VAC, V <sub>1</sub>	= 12 VDC		836		W
I <sub>1 nom</sub>	Nominal Output Current	264 VAC > V <sub>in</sub> ≥180 VAC, V <sub>1</sub> 400 VDC > V <sub>in</sub> ≥180 VDC, V <sub>1</sub>			125		ADC
		180 VAC > $V_{in}$ ≥ 90 VAC, $V_1$	= 12 VDC		69.5		ADC
V <sub>1 pp</sub>	Output Ripple Voltage	$V_{1 \text{ nom}}$ , $I_{1 \text{ nom}}$ , 20 MHz BW (S	ee Section 5.1)			120	mVpp
dV₁ Load	Load Regulation	$V_i = V_i \text{ nom}, 0 - 100 \% I_1 \text{ nom}$			100		mV
dV1 Line	Line Regulation	$V_i = V_i \min V_i \max$			50		mV
dl <sub>1 share</sub>	Current Sharing Deviation	Deviation from $I_1 \text{ tot} / N$ , $I_1 > 1$	0%	-3		+3	Α
dV <sub>dyn</sub>	Dynamic Load Regulation	$\Delta h = 50\% h_{\text{nom}}, h = 5 \dots 10$ $dh/dt = 1A/\mu s$		-0.6		+0.6	V
T <sub>rec</sub>	Recovery Time	$\Delta h = 50\% h_{\text{nom}}, h = 5 \dots 10$ $dh/dt = 1A/\mu s$ , recovery with			2		ms
Tvout_on_delay	Start-up Time from AC					3	sec
$T_{Vout\_rise}$	Rise Time	$V_1 = 1090\% \ V_{1 \text{ nom}}$				10	ms
C <sub>Load</sub>	Capacitive Loading	$T_a = 25$ °C				30000	μF
3.3/5 V <sub>SB</sub> Sta	andby Output						
V <sub>SB nom</sub>	Nominal Output Voltage	$0.5 \cdot I_{SB \text{ nom}}, T_{amb} = 25^{\circ}C$	VSB_SEL = 1		3.3		VDC
V 3B NOM	Nominal Output Voltage	0.0 756 nom, 7amb – 20 0	VSB_SEL = 0		5.0		VDC
V <sub>SB set</sub>	Output Setpoint Accuracy	$0.5 \cdot I_{SB \text{ nom}}, T_{amb} = 25^{\circ}C$	VSB_SEL = 0/1	-0.5		+0.5	% V₁nom
dV <sub>SB tot</sub>	Total Regulation	$V_{i min}$ to $V_{i max}$ , 0 to 100% $k_{BB}$	$_{\rm nom}$ , $T_{\rm amin}$ to $T_{\rm amax}$	-5		+5	% V <sub>SBnom</sub>
D	Naminal Output Dayyar	$V_{SB} = 3.3 \text{ VDC},$			16.5		W
P <sub>SB nom</sub>	Nominal Output Power	$V_{SB} = 5.0 \text{ VDC},$			16.5		VV
,	Naminal Output Comment	$V_{SB} = 3.3 \text{ VDC},$			5		ADC
ISB nom	Nominal Output Current	$V_{SB} = 5.0 \text{ VDC},$			3.3		ADC
V <sub>SB pp</sub>	Output Ripple Voltage	V <sub>SB nom</sub> , I <sub>SB nom</sub> ,20 MHz BW (See Section 5.1)	VSB_SEL = 1			50	mVpp
			VSB_SEL = 0	5.05		80	
I <sub>SB max</sub>	Current Limitation	VSB_SEL = 1,		5.25		6.2	ADC
0.4		VSB_SEL = 0,		3.45		4.5	0/1/
dV <sub>SBdyn</sub>	Dynamic Load Regulation	$\Delta k_{B} = 50\% k_{B \text{ nom}}, k_{B} = 5$ $dk/dt = 0.5 \text{ A/}\mu\text{s}, \text{ recovery } k_{B}$		-3		+3	% VSBnom
T <sub>rec</sub>	Recovery Time		VICINI I /O OI VI NOM			250	us
T <sub>Vout_on_delay</sub>	Start-up Time from AC	$V_{\rm SB} = 90\% \ V_{\rm SB\ nom}$				2	sec
₹Vsb_rise	Rise Time	V <sub>SB</sub> = 1090% V <sub>SB nom</sub>		10		100	ms
$C_{Load}$	Capacitive Loading	$T_{\text{amb}} = 25^{\circ}\text{C}$				2000	μF

Table 3. Output Specifications



TET1500 Series

#### **5.1 OUTPUT VOLTAGE RIPPLE**

The test set-up shall be following Figure 5




Figure 5. Output ripple test setup

Note: When performing this test, the probe clips and capacitors should be located close to the load.

The output ripple voltage on standby output (VSB) is influenced by the main output  $V_1$ . Evaluating standby output (VSB) output ripple must be done when maximum load is applied to  $V_1$ .

# 6. PROTECTION SPECIFICATIONS

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
F	Input Fuse (L)	Not user accessible, Time-lag(F)		16		Α
V <sub>1</sub> ov	OV Threshold 1/1		13.3		14.5	VDC
<b>V</b> SB OV	OV Threshold V <sub>SB</sub>		110		120	% Vsb
∕ <sub>1 lim</sub>	Over Current Limitation V <sub>1</sub>	$V_1 > 180 \text{ VAC/HVDC}, T_a < 50^{\circ}\text{C}$ $V_1 > 90 \text{ VAC}, T_a < 50^{\circ}\text{C}$	128 72		160 90	Α
IVSB lim	Over Current Limitation VsB	$T_a$ < 50°C for 5 V <sub>SB</sub> $T_a$ < 50°C for 3.3 V <sub>SB</sub>	3.45 5.25		4.5 6.2	A A
$\mathcal{T}_{SD}$	Over Temperature On Heat Sinks	Automatic shut-down		115	120	°C

Table 4. Protection Specifications

# **6.1 OVERVOLTAGE PROTECTION**

# **6.2 VSB UNDERVOLTAGE DETECTION**

Both main and standby outputs (VSB) are monitored.

#### 3.3 / 5 Vse

LED and PWOK\_H pin signal if the output voltage exceeds  $\pm 5\%$  of its nominal voltage. Output under voltage protection is provided on the standby output (VSB) and main output  $V_1$ . When  $V_{SB}$  falls below 75% of its nominal voltage, the main output  $V_1$  is inhibited.



**Asia-Pacific** +86 755 298 85888 **Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

# **6.3 CURRENT LIMITATION**

# **6.3.1 MAIN OUTPUT**

When main output runs in current limitation mode its output will turn off and latch. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON\_L input.





Figure 6. Current Limitation on  $V_1$  ( $V_i = 230 \text{ VAC}$ )

#### **6.3.2 STANDBY OUTPUT**

# $3.3 / 5 V_{SB}$

A fault of over current protection on standby output (VSB) will cause the V1 output to turn off and latch. The latch can be unlocked by disconnecting the supply from the AC mains or by toggling the PSON\_L input. The current limitation of the standby output (VSB) is independent of the AC input voltage.






Figure 7. Current Limitation and Temperature Derating on 3.3 / 5 VsB



TET1500 Series

# 7. MONITORING

PARAMETER	DESCRIPTION / CONDITION			MIN	NOM	MAX	UNIT
V₁ mon	Input RMS Voltage	$V_{i \min} \leq V_i \leq V_{i \min}$	ах	-2		+2	%
/ mon	Input RMS Current	/> 1.5A <sub>RMS</sub>		-5		+5	%
P <sub>i mon</sub>	True Input Power	<i>I</i> ⊳ 1.5A <sub>RMS</sub>		-5		+5	%
V₁ mon	V <sub>1</sub> Voltage	I <sub>1</sub> > 20% I <sub>1 nom</sub>		-2		+2	%
∕ <sub>1 mon</sub>	V <sub>1</sub> Current	/ <sub>1</sub> > 20% / <sub>1 nom</sub>		-5		+5	%
P <sub>o nom</sub>	Total Output Power	I <sub>1</sub> > 20% I <sub>1 nom</sub>		-5		+5	%
VSB mon	Standby Voltage		$3.3/5V_{SB}Models$	-0.2		+0.2	V
SB mon	Standby Current	/ <sub>SB</sub> ≤ / <sub>SB nom</sub>	3.3 / 5 V <sub>SB</sub> Models	-0.5		+0.5	Α

Table 5. Monitoring parameters

# 8. SIGNAL & CONTROL SPECIFICATIONS 8.1 ELECTRICAL CHARACTERISTICS


PARAMETER	DESCRIPTION / CONDITION		MIN	NOM	MAX	UNIT
PSKILL_H / PSON	_L / VSB_SEL / HOTSTANDBYEN_H Input	s				
ИL	Input Low Level Voltage		-0.2		0.8	٧
Ин	Input High Level Voltage		2.4		3.5	V
∕IL, H	Maximum Input Sink or Source Current		0		1	mA
R <sub>puPSKILL_H</sub>	Internal Pull Up Resistor on PSKILL_H			10		kΩ
$R_{ m puPSON\_L}$	Internal Pull Up Resistor on PSON_L			10		kΩ
$R_{ m puVSB\_SEL}$	Internal Pull Up Resistor on VSB_SEL			10		kΩ
$R_{ m puhotstandbyen_h}$	Internal Pull Up Resistor on HOTSTANDBY	YEN_H		10		kΩ
<i>R</i> Low	Resistance Pin to SGND for Low Level		0		1	kΩ
<i>R</i> HIGH	Resistance Pin to SGND for High Level		50			kΩ
PWOK_H Output						
V₀L	Output Low Level Voltage	/ <sub>sink</sub> < 4 mA	0		0.4	V
<b>И</b> он	Output High Level Voltage	/source < 50 uA	2.6		3.5	V
$R_{ m puPWOK\_H}$	Internal Pull Up Resistor on PWOK_H			10		kΩ
ACOK_H Output						
ИоL	Output Low Level Voltage	/sink < 2 mA	0		0.4	٧
<b>И</b> он	Output High Level Voltage	/source < 50 μA	2.6		3.5	V
R <sub>puACOK_H</sub>	Internal Pull Up Resistor on ACOK_H			10		kΩ
SMB_ALERT_L Ou	utput					
V <sub>ext</sub>	Maximum External Pull Up Voltage				12	٧
V <sub>OL</sub>	Output Low Level Voltage	/ <sub>source</sub> < 4 mA	0		0.4	٧
Юн	Maximum High Level Leakage Current				10	μΑ
R <sub>puSMB_ALERT_L</sub>	Internal Pull Up Resistor on			None		kΩ
	SMB_ALERT_L					

Table 6. Signal & Control Specifications



#### **8.2 INTERFACING WITH SIGNALS**

All signal pins have protection diodes implemented to protect internal circuits. When the power supply is not powered, the protection devices start clamping at signal pin voltages exceeding ±0.5 V. Therefore, all input signals should be driven only by an open collector/drain to prevent back feeding inputs when the power supply is switched off. If interconnecting of signal pins of several power supplies is required, then this should be done by decoupling with small signal schottky diodes as shown in examples in (*Figure 8*) except for SMB\_ALERT\_L, ISHARE and I²C pins. SMB\_ALERT\_L pins can be interconnected without decoupling diodes, since these pins have no internal pull up resistor and use a 15 V zener diode as protection device against positive voltage on pins. ISHARE pins must be interconnected without any additional components. This in-/output is disconnected from internal circuits when the power supply is switched off.






Figure 8. Interconnection of Signal Pins

#### **8.3 FRONT LEDS**

There will be 2 separate LED indicators, one blue and one amber to indicate the power supply status. There will be a (slow) blinking blue POWER LED (OK) to indicate that AC is applied to the PSU and the Standby Voltage is available. This same LED shall go steady to indicate that all the Power Outputs are available. This same LED or separate one will blink (slow) or be solid ON amber to indicate that the power supply has failed or reached a warning status and therefore a replacement of the unit is/maybe necessary. The LED are visible on the power supply's exterior face. The LED location meets ESD Requirements.

EVENT	BLUE LED STATUS	AMBER LED STATUS
12V main on and in voltage regulation band (Active mode)	Solid	OFF
12V main off (Standby mode)	1Hz Blinking	OFF
No AC input power to any of the system power supplies	OFF	OFF
No AC input power, but other PSU in the system operating	OFF	1HZ Blinking
Warning event (Output OCW/ OTW/ Fan Fail)	OFF	1HZ Blinking
Fault event (Input OVP/ Output OVP, UVP, OCP/ OTP/ Other internal fault)	OFF	Solid
FW update	OFF	2Hz Blinking

Table 7. LED Definitions



# 8.4 PRESENT\_L

This signaling pin is recessed within the connector and will contact only once all other connector contacts are closed. This active-low pin is used to indicate to a power distribution unit controller that a supply is plugged in. The maximum current on PRESENT\_L pin should not exceed 10 mA.




Figure 9. PRESENT\_L signal pin

# 8.5 PSKILL H INPUT

The PSKILL\_H input is active-high and is located on a recessed pin on the connector and is used to disconnect the main output as soon as the power supply is being plugged out. This pin should be connected to SGND in the power distribution unit. The standby output will remain on regardless of the PSKILL\_H input state.

# **8.6 TIMING REQUIREMENTS**

The power supply will automatically turn-on when connected to the AC line under the condition that the PSON\_L signal is pulled low and the AC line is within range. The ACOK\_H signal is active-high. The timing diagram is shown in *Figure 10* and referenced in *Table 8*.

OPERATING CONDITION	1	MIN	MAX	UNIT
TVout_rise	Output voltage rise time for Vout		10	ms
TVsb_rise	Output voltage rise time for Vsb	10	100	ms
TVsb_on_delay	Delay from Vin being applied to Vsb being within regulation		2000	ms
TVout_on_delay	Delay from Vin being applied to Vout being within regulation		3000	ms
Tacok_on	Input voltage to ACOK_H signal delay time		2000	ms
TVout_holdup	Time of Vout output voltage stay within regulation after loss of Vin	10		ms
Tpwok_holdup	Delay from loss of Vin to de-assertion of PWOK	9		ms
Tpson_off_delay	Delay from PSON de-asserted to power supply turning off		5	ms
Tpson_on_delay	Delay from PSON active to output voltages within regulation limits	5	200	ms
Tpson_pwok	Delay from PSON de-active to PWOK being de-asserted		4	ms
Tpwok_on	Delay from output voltages within regulation limits to PWOK asserted	100	500	ms
Tpwok_off	Delay from PWOK de-asserted to output voltages dropping out of regulation limits	1		ms
Tpwok_low	Duration of PWOK being in the de-asserted state during an off/on cycle using Vin or the PSON signal	100		ms
TVsb_Vout	Delay from Vsb being in regulation to Vout being in regulation at Vin turn on	50	500	ms
TVsb_holdup	Time of Vsb output voltage stays within regulation after loss of Vin	100		ms
Tacok_de-asserted	Delay from Vin drop being 0V to de-aseertion of ACOK		5	ms
Tacok_de-asserted_Vout	ACOK de-asserted to Vout out of regulation	7		ms
Tacok_ de-asserted_Vsb	ACOK de-asserted to Vsb out of regulation	15		ms
Tpskill_off	PSKILL high to Vo1 turn OFF by PSKILL		0.1	ms

Table 8. Timing Requirements






Figure 10. Turn On/Off Timing

# 8.7 PSON\_L INPUT

The PSON\_L is an internally pulled-up (3.3 V) input signal to enable/disable the main output V1 of the front-end. This active-low pin is also used to clear any latched fault condition. The timing diagram is given in *Figure 10* and the parameters in the *Table 8*.

# 8.8 PWOK\_H SIGNAL

The PWOK\_H is an open drain output with an internal pull-up to 3.3 V indicating whether both  $V_{SB}$  and  $V_1$  outputs are within regulation. This pin is active-low. The timing diagram is shown in *Figure 10* and referenced in the *Table 8*.

#### **8.9 CURRENT SHARE**

The TET front-ends have an active current share scheme implemented for  $V_1$ . All the ISHARE current share pins need to be interconnected in order to activate the sharing function. If a supply has an internal fault or is not turned on, it will disconnect its ISHARE pin from the share bus. This will prevent dragging the output down (or up) in such cases.

The current share function uses an analog bi-directional data exchange on a recessive bus configuration to transmit and receive current share information. The controller implements a Master/Slave current share function. The power supply providing the largest current among the group is automatically the Master. The other supplies will operate as Slaves and increase their output current to a value close to the Master by slightly increasing their output voltage. The voltage increase is limited to +250 mV.

The standby output uses a passive current share method (droop output voltage characteristic).



#### 8.10 SENSE INPUTS

Both main and standby outputs have sense lines implemented to compensate for voltage drop on load wires. The maximum allowed voltage drop is 200 mV on the positive rail and 100 mV on the power GND rail.

With open sense inputs the main output voltage will rise by 230 mV and the standby output by 50 mV. Therefore, if not used, these inputs should be connected to the power output and power GND close to the power supply connector. The sense inputs are protected against short circuit. In this case the power supply will shut down.

# 8.11 HOT-STANDBY OPERATION

The hot-standby operation is an operating mode allowing to further increase efficiency at light load conditions in a redundant power supply system. Under specific conditions one of the power supplies is allowed to disable its OR-ing device on the output. This will save the power losses associated with this power supply and at the same time the other power supply will operate in a load range having a better efficiency. In order to enable the hot standby operation, the HOTSTANDBYEN\_H and the ISHARE pins need to be interconnected. A power supply will only be allowed to enter the hot-standby mode, when the HOTSTANDBYEN\_H pin is high, the load current is low (see *Figure*) and the supply was allowed to enter the hot-standby mode by the system controller via the appropriate I<sup>2</sup>C command (by default disabled). The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby mode.

If a power supply is in a fault condition, it will pull low its active-high HOTSTANDBYEN\_H pin which indicates to the other power supply that it is not allowed to enter the hot-standby mode or that it needs to return to normal operation should it already have been in the hot-standby mode.

NOTE: The system controller needs to ensure that only one of the power supplies is allowed to enter the hot-standby model.

Figure 11 shows the achievable power loss savings when using the hot-standby mode operation. A total power loss reduction of 6 W is achievable.




Figure 11. Hot-standby enable/disable current thresholds

Figure 12. PSU power losses with/without hot-standby mode




Figure 13. Recommended hot-standby configuration

In order to prevent voltage dips when the active power supply is unplugged while the other is in hot-standby mode, it is strongly recommended to add the external circuit as shown in *Figure13*. If the PRESENT\_L pin status needs also to be read by the system controller, it is recommended to exchange the bipolar transistors with small signal MOS transistors or with digital transistors.



13

# 8.12 I2C / SMBUS COMMUNICATION

The interface driver in the TET supply is referenced to the V1 Return. The TET supply is a communication Slave device only; it never initiates messages on the I2C/SMBus by itself. The communication bus voltage and timing is defined in *Table 6* and further characterized through:

- There are no internal pull-up resistors
- The SDA/SCL IOs are 3.3/5 V tolerant
- Full SMBus clock speed of 100 kbps
- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- Recognizes any time Start/Stop bus conditions




Figure 14. Physical layer of communication interface

The SMB\_ALERT\_L signal indicates that the power supply is experiencing a problem that the system agent should investigate. This is a logical OR of the Shutdown and Warning events.

Communication to the DSP or the EEPROM will be possible as long as the input AC voltage is provided. If no AC is present, communication to the unit is possible as long as it is connected to a life V1 output (provided e.g. by the redundant unit).

PARAMETER	DESCRIPTION / CONDITION		MIN	NO M	UNI T
V <sub>iL</sub>	Input low voltage		-0.5	1.0	V
V <sub>iH</sub>	Input high voltage		2.3	5.5	V
$V_{hys}$	Input hysteresis		0.15		V
VoL	Output low voltage	3 mA sink current	0	0.4	V
$t_r$	Rise time for SDA and SCL(ViLmax-0.15V to ViHmin+0.15V)	0.65V to 2.25V f <sub>SCL</sub> ≤ 100 kHz	20+0.1Cb <sup>2</sup>	1000	ns
tof	Output fall time (ViHmin+0.15V to ViLmax-0.15V)	2.25V to 0.65V f <sub>SCL</sub> ≤ 100 kHz	20+0.1Cb <sup>3</sup>	300	ns
<b>l</b> i	Input current SCL/SDA	0.1 VDD < Vi < 0.9 VDD	-10	10	μΑ
Ci	Internal Capacitance for each SCL/SDA			50	pF
fscL	SCL clock frequency		0	100	kHz
Rpu	External pull-up resistor	f <sub>SCL</sub> ≤ 100 kHz		1000 ns/ Cb	Ω
<i>thdsta</i>	Hold time (repeated) START	f <sub>SCL</sub> ≤ 100 kHz	4.0		μS
tLOW	Low period of the SCL clock	f <sub>SCL</sub> ≤ 100 kHz	4.7		μS
tніgн	High period of the SCL clock	f <sub>SCL</sub> ≤ 100 kHz	4.0		μS
t <sub>SUSTA</sub>	Setup time for a repeated START	f <sub>SCL</sub> ≤ 100 kHz	4.7		μS
<i>t<sub>HDDAT</sub></i>	Data hold time	f <sub>SCL</sub> ≤ 100 kHz	0	3.45	μs
<i>tsudat</i>	Data setup time	f <sub>SCL</sub> ≤ 100 kHz	250		ns
tsusто	Setup time for STOP condition	f <sub>SCL</sub> ≤ 100 kHz	4.0		μS
<i>t<sub>BUF</sub></i>	Bus free time between STOP and START	f <sub>SCL</sub> ≤ 100 kHz	5		ms

Table 9. I2C / SMBus Specification

<sup>&</sup>lt;sup>2</sup> Cb = Capacitance of bus line in pF, typically in the range of 10...400 pF






Figure 15. I2C / SMBus Timing

# 8.13 ADDRESS / PROTOCOL SELECTION (APS)

The APS pin provides the possibility to select the address by connecting a resistor to V1 return (0 V). A fixed addressing offset exists between the Controller and the EEPROM.

#### NOTE:

- If the APS pin is left open, the supply will operate with the Power Management Bus protocol at controller / EEPROM addresses 0xB6 / 0xA6.
- The APS pin is only read at start-up of the power supply. Therefore, it is not possible to change address dynamically.

D (0)3	Dustanal	I2C Add	dress <sup>4</sup>
$R_{APS} (\Omega)^3$	Protocol	Controller	EEPROM
820		0xB0	0xA0
2700	Power	0xB2	0xA2
5600	Management Bus	0xB4	0xA4
8200		0xB6	0xA6






Figure 16. I2C address and protocol setting

# 8.14 CONTROLER AND EEPROM ACCESS

The controller and the EEPROM in the power supply share the same I2C bus physical layer (see *Figure17*). An I2C driver device assures logic level shifting (3.3/5 V) and a glitch-free clock stretching. The driver also pulls the SDA/SCL line to nearly 0 V when driven low by the DSP or the EEPROM providing maximum flexibility when additional external bus repeaters are needed. Such repeaters usually encode the low state with different voltage levels depending on the transmission direction.

The DSP will automatically set the I2C address of the EEPROM with the necessary offset when its own address is changed / set. In order to write to the EEPROM, first the write protection needs to be disabled by sending the appropriate command to the DSP. By default, the write protection is on.

The EEPROM provides 256 bytes of user memory. None of the bytes are used for the operation of the power supply.




Figure 17. I2C Bus to DPS and EEPROM

The LSB of the address byte is the R/W bit



E12 resistor values, use max 5% resistors

#### 8.15 EEPROM PROTOCOL

The EEPROM follows the industry communication protocols used for this type of device. Even though page write / read commands are defined, it is recommended to use the single byte write / read commands.

#### WRITE

The write command follows the SMBus 1.1 Write Byte protocol. After the device address with the write bit cleared a first byte with the data address to write to is sent followed by the data byte and the STOP condition. A new START condition on the bus should only occur after 5ms of the last STOP condition to allow the EEPROM to write the data into its memory.



#### **READ**

The read command follows the SMBus 1.1 Read Byte protocol. After the device address with the write bit cleared the data address byte is sent followed by a repeated start, the device address and the read bit set. The EEPROM will respond with the data byte at the specified location.



#### 8.16 POWER MANAGEMENT BUS PROTOCOL


The Power Management Bus is an open standard protocol that defines means of communicating with power conversion and other devices. For more information, please see the System Management Interface Forum web site at www.powerSIG.org.

Power Management Bus command codes are not register addresses. They describe a specific command to be executed. The TET1500 supply supports the following basic command structures:


- Clock stretching limited to 1 ms
- SCL low time-out of >25 ms with recovery within 10 ms
- · Recognized any time Start/Stop bus conditions

#### WRITE

The write protocol is the SMBus 1.1 Write Byte/Word protocol. Note that the write protocol may end after the command byte or after the first data byte (Byte command) or then after sending 2 data bytes (Word command).




In addition, Block write commands are supported with a total maximum length of 255 bytes.




#### **READ**

The read protocol is the SMBus 1.1 Read Byte/Word protocol. Note that the read protocol may request a single byte or word.



In addition, Block read commands are supported with a total maximum length of 255 bytes.





# 8.17 POWER SUPPLY DIAGNOSTIC Black box

The power supply shall save the latest data and other pertinent data into nonvolatile memory when a critical event shuts down the power supply. This data shall be accessible via the Power Management Bus interface with an external source providing power to the

12V main output bus or standby by 5VSB output bus.

Critical Events to trigger an update to the Event Recorder includes:

- Output OVP
- Output OCP
- Input OV/UV Fault
- Fan fault
- OTP
- Other faults to cause output shutdown.

Refer to BCA.00XXX\_TET1500-12-054NA Power Management Bus Communication Application Note for further information about the Power Management Bus commands to support this function.

# 8.18 FIRMWARE UPDATE

The power supply shall have the capability to update its firmware via the Power Management Bus interface while it is in standby mode. This

FW can be updated when in the system and in standby mode and outside the system with power applied to the 12V main output bus or standby by 5VSB output bus.

BPS standard GUI supports the firmware upgrade function.

#### 8.19 GRAPHICAL USER INTERFACE

Bel Power Solutions provides with its "Bel Power Solutions I2C Utility" a Windows® XP/Vista/Win7 compatible graphical user interface allowing the programming and monitoring of the TET1500-12-054NA Front-End.

The utility can be downloaded on: belfuse.com/power-solutions and supports Power Management Bus protocols.

The GUI allows automatic discovery of the units connected to the communication bus and will show them in the navigation tree. In the monitoring view the power supply can be controlled and monitored.

If the GUI is used in conjunction with the SNP-OP-BOARD-01 or YTM.G1Q01.0 Evaluation Kit it is also possible to control the PSON\_L pin(s) of the power supply.

Further there is a button to disable the internal fan for approximately 10 seconds. This allows the user to take input power measurements without fan consumptions to check efficiency compliance to the Climate Saver Computing Platinum specification.

The monitoring screen also allows to enable the hot-standby mode on the power supply. The mode status is monitored and by changing the load current it can be monitored when the power supply is being disabled for further energy savings. This obviously requires 2 power supplies being operated as a redundant system (as in the evaluation kit).

NOTE: The user of the GUI needs to ensure that only one of the power supplies have the hot-standby mode enabled.






Figure 18. Monitoring dialog of the I2C Utility (for reference)

# 9. TEMPERATURE AND FAN CONTROL


To achieve best cooling results sufficient airflow through the supply must be ensured. Do not block or obstruct the airflow at the rear of the supply by placing large objects directly at the output connector. The TET1500-12-054NA is provided with normal airflow, which means the air enters through the DC-output of the supply and leaves at the AC-inlet. The supplies have been designed for horizontal operation.

The fan inside of the supply is controlled by a microprocessor. The RPM of the fan is adjusted to ensure optimal supply cooling and is a function of output power and the inlet temperature.

For the normal airflow version additional constraints apply because of the AC-connector. In a normal airflow unit, the hot air is exiting the power supply unit at the AC-inlet.

The IEC connector on the unit is rated 120°C. If 70°C mating connector is used then end user must derated the input power to meet a maximum 70°C temperature at the front.

**NOTE:** It is the responsibility of the user to check the front temperature in such cases. The unit is not limiting its power automatically to meet such a temperature limitation.





TET1500 Series




Figure 20. Fan speed VS main output load

# 10. ELECTROMAGNETIC COMPATIBILITY

# 10.1 IMMUNITY

**NOTE:** Most of the immunity requirements are derived from EN 55024:1998/A2:2003.

PARAMETER	DESCRIPTION / CONDITION	CRITERION
ESD Contact Discharge	IEC / EN 61000-4-2, ±8 kV, 25+25 discharges per test point (metallic case, LEDs, connector body)	A
ESD Air Discharge	IEC / EN 61000-4-2, ±15 kV, 25+25 discharges per test point (non-metallic user accessible surfaces)	Α
Radiated Electromagnetic Field	IEC / EN 61000-4-3, 10 V/m, 1 kHz/80% Amplitude Modulation, 1 µs Pulse Modulation, 10 kHz2 GHz	А
Burst	IEC / EN 61000-4-4, level 3 AC port ±2 kV, 1 minute DC port ±1 kV, 1 minute	А
Surge	IEC / EN 61000-4-5 Line to earth: ±2 kV,2ohm Line to line: ±2 kV,2ohm	А
RF Conducted Immunity	IEC/EN 61000-4-6, Level 3, 10 Vrms, CW, 0.1 80 MHz	Α
Voltage Dips and Interruptions	IEC/EN 61000-4-11 1: Vi 230 V, 100% Load, Phase 0°, Dip 100%, Duration 10 ms 2: Vi 230 V, 100% Load, Phase 0°, Dip 100%, Duration 20 ms 3: Vi 230 V, 100% Load, Phase 0°, Dip 100%, Duration >20 ms	A V <sub>SB</sub> : A, V <sub>1</sub> : B B

Table 11. Immunity



**Asia-Pacific** +86 755 298 85888

**Europe, Middle East** +353 61 225 977

North America +1 408 785 5200

#### 10.2 EMISSION

PARAMETER	DESCRIPTION / CONDITION	CRITERION
	EN55032 / CISPR 32: 0.15 30 MHz, QP and AVG, single unit	Class A
Conducted Emission	EN55032 / CISPR 32: 0.15 30 MHz, QP and AVG, 2 units in rack system	Class A
	EN55032 / CISPR 32: 30 MHz 1 GHz, QP, single unit	Class A
Radiated Emission	EN55032 / CISPR 32: 30 MHz 1 GHz, QP, 2 units in rack system	Class A
Harmonic Emissions	IEC61000-3-2, Vin = 115 VAC / 60 Hz, & Vin = 230VAC/ 50 Hz, from 10% load to full load	Class A
AC Flicker	IEC61000-3-3, Vin = 230 VAC / 60 Hz, 100% Load	Pass

Table 12. Emission

# 11. SAFETY APPROVALS

Maximum electric strength testing is performed in the factory according to IEC/EN 60950, and UL 60950. Input-to-output electric strength tests should not be repeated in the field. Bel Power Solutions will not honor any warranty claims resulting from electric strength field tests.

3						
PARAMETE	R	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
Agen	ncy Approvals	UL60950-1/CSA 60950-1 (USA / Canada) EN60950-1 (Europe) IEC60950-1 (International) CB Certificate & Report, IEC60950-1 (report to include all country national deviations) CE - Low Voltage Directive 2014/35/EC (Europe) GB4943.1- CNCA Certification (China) CNS14336-1 Taiwan BSMI safety regulation		Pending		
Isola	tion Strength	Input (L/N) to case (PE) Input (L/N) to output Output to case (PE)		Basic Reinforced Functional		
d <sub>C</sub> Cree	page / Clearance	Primary (L/N) to protective earth (PE) Primary to secondary		According to safety standard		mm
Elect	rical Strength Test	Input to case Input to output Output and Signals to case		According to safety standard		kVAC

Table 13. Safety Approvals

# 12. ENVIRONMENTAL SPECIFICATIONS

PARAME	TER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
T <sub>A</sub>	Ambient Temperature	$\ensuremath{\textit{V}_{i}}\xspace_{min}$ to $\ensuremath{\textit{V}_{i}}\xspace_{max},\ensuremath{\textit{I}_{i}}\xspace_{nom}$ below 3000m Altitude	-5		+50	°C
$\mathcal{T}_{Aext}$	Extended Temp. Range	Derating output power	+51		+61	°C
$T_S$	Storage Temperature	Non-operational	-40		+85	°C
	Altitude	Operational, above Sea Level, refer derating to Ta	3000			meters
<b>N</b> a	Audible Noise	$V_{i \text{ nom}}$ , 50% $I_{o \text{ nom}}$ , $T_{A} = 30^{\circ}C$		55		dBA
Humidity	Operating	Operating humidity noncondensing	5		90	%
пиннину	Storage	Storage humidity noncondensing	5		95	%

Table 14. Environmental Specifications



TET 1500 Series

#### **12.1 COOLING**

The power supply shall include fans self-cooling. The fans shall use an acceptable anti-vibration mounting technique. The estimates system back pressure is 0.7 in-H<sub>2</sub>O (180 Pa backpressure).

# 12.2 OPERATIONAL SHOCK/ VIBRATION

Random Vibration - Operating

IPC 9592 Requirements for Power Conversion Devices for the Computer and Telecommunications Industries – Section 5.2.9

Random Vibration - Non-operating

IPC 9592 Requirements for Power Conversion Devices for the Computer and Telecommunications Industries - Section 5.2.10

Shock - Operating

IPC 9592 Requirements for Power Conversion Devices for the Computer and Telecommunications Industries – Section 5.2.11.

# 13. RELIABILITY

PARAMETER	NOTES	MIN	NOM	MAX	UNIT
Demonstrated MTBF @ 25 °C	1	300			K hours
Demonstrated MTBF @ 41 °C	1	140			K hours
Predicted MTBF (Telcordia)	2	300			K hours
Fan L10 Life@ 40 °C		70			K hours
Electrolytic Capacitor Calculated Life	3	10			Years
Field MTBF		1			M hours

Table 15. Reliability

- 1. At 25C and 41C ambient and 90% Confidence Level
- 2. At 40C and 50% part count (method 1 case 1)
- 3. To calculate electrolytic capacitor life, use capacitor supplier's equation with 40°C ambient and 80% load.
- 4. Component De-rating follow IPC9592B.



# 14. MECHANICAL SPECIFICATIONS

PAF	RAMETER	DESCRIPTION / CONDITION	MIN	NOM	MAX	UNIT
		Width		54.5		
	Dimensions	Height		40.0		mm
		Depth		321.5		
Μ	Weight			1.13		kg

Table 16. Mechanical Specifications

**NOTE:** A 3D step file of the power supply casing is available on request.

# TET1500-12-054NA/RA: C14 type Input AC connector RongFeng SS-120-1.0B-2.8BV or equivalent




Figure 21. Side View 1




Figure 22. Top View




Figure 23. Front and Rear View



TET1500 Series

# TET1500-12-054NAC/RAC: C16 Type Input AC connector, RongFeng SS-120B-1.0-4.0Ad or equivalent




Figure 24. Side View 1




Figure 25. Top View




Figure 26. Front and Rear View



#### TET1500-12-054NAH/RAH: ANDERSON POWER PRODUCTS 2006G1-BK




Figure 27. Side View 1




Figure 28. Top View




Figure 29. Front and Rear View




# 15. CONNECTIONS

# **AC INPUT CONNECTOR:**

TET1500-12-054NAH/RAH: Power supplier connector: ANDERSON POWER PRODUCTS 2006G1-BK
Mating connector: Anderson Saf-D-Grid Power cord 2034KZ2 or equivalent, <a href="http://www.andersonpower.com/">http://www.andersonpower.com/</a>

TET1500-12-054NA/RA: Power supplier connector: IEC320 C14 type TET1500-12-054NAC/RAC: Power supplier connector: IEC320 C16 type

#### DC OUTPUT CONNECTOR:



Power Supply Connector: Tyco Electronics P/N 2-1926736-3 (NOTE: Column 5 is recessed (short pins))

Mating Connector: Tyco Electronics P/N 2-1926739-5 or FCI 10108888-R10253SLF

Output 6, 7, 8, 9, 10 V1 +12 VDC main output 1, 2, 3, 4, 5 PGND Power ground (return)  Control Pins  A1 VSB Standby positive output (+3.3/5 VsB) B1 VSB Standby positive output (+3.3/5 VsB) C1 VSB Standby positive output (+3.3/5 VsB) D1 VSB Standby positive output (+3.3/5 VsB) E1 VSB Standby positive output (+3.3/5 VsB) E1 VSB Standby positive output (+3.3/5 VsB)  E2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense E2 VSB_SENSE Standby output positive sense E3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense E3 V1_SENSE Main output positive sense E6 SCL I²C clock signal line	PIN	NAME	DESCRIPTION
1, 2, 3, 4, 5 PGND Power ground (return)  Control Pins  A1 VSB Standby positive output (+3.3/5 VsB)  B1 VSB Standby positive output (+3.3/5 VsB)  C1 VSB Standby positive output (+3.3/5 VsB)  D1 VSB Standby positive output (+3.3/5 VsB)  E1 VSB Standby positive output (+3.3/5 VsB)  E1 VSB Standby positive output (+3.3/5 VsB)  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line	Output		
Control Pins  A1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  B1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  C1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  C1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  D1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  E1 VSB Standby positive output (+3.3/5 V <sub>SB</sub> )  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line	6, 7, 8, 9, 10	V1	+12 VDC main output
A1 VSB Standby positive output (+3.3/5 VsB) B1 VSB Standby positive output (+3.3/5 VsB) C1 VSB Standby positive output (+3.3/5 VsB) C1 VSB Standby positive output (+3.3/5 VsB) D1 VSB Standby positive output (+3.3/5 VsB) E1 VSB Standby positive output (+3.3/5 VsB) A2 SGND Signal ground (return) B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	1, 2, 3, 4, 5	PGND	Power ground (return)
B1 VSB Standby positive output (+3.3/5 VsB) C1 VSB Standby positive output (+3.3/5 VsB) D1 VSB Standby positive output (+3.3/5 VsB) E1 VSB Standby positive output (+3.3/5 VsB) E1 VSB Standby positive output (+3.3/5 VsB) A2 SGND Signal ground (return) B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	Control Pins		
C1 VSB Standby positive output (+3.3/5 VsB)  D1 VSB Standby positive output (+3.3/5 VsB)  E1 VSB Standby positive output (+3.3/5 VsB)  E1 VSB Standby positive output (+3.3/5 VsB)  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line	A1	VSB	Standby positive output (+3.3/5 V <sub>SB</sub> )
D1 VSB Standby positive output (+3.3/5 VsB) E1 VSB Standby positive output (+3.3/5 VsB)  A2 SGND Signal ground (return) B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	B1	VSB	Standby positive output (+3.3/5 V <sub>SB</sub> )
E1 VSB Standby positive output (+3.3/5 VsB)  A2 SGND Signal ground (return)  B2 SGND Signal ground (return)  C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line	C1	VSB	Standby positive output (+3.3/5 V <sub>SB</sub> )
A2 SGND Signal ground (return) B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	D1	VSB	Standby positive output (+3.3/5 V <sub>SB</sub> )
B2 SGND Signal ground (return) C2 HOTSTANDBYEN_H Hot standby enable signal: active-high D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	E1	VSB	Standby positive output (+3.3/5 V <sub>SB</sub> )
C2 HOTSTANDBYEN_H Hot standby enable signal: active-high  D2 VSB_SENSE_R Standby output negative sense  E2 VSB_SENSE Standby output positive sense  A3 APS I²C address and protocol selection (select by a pull down resistor)  B3 N/C Reserved  C3 SDA I²C data signal line  D3 V1_SENSE_R Main output negative sense  E3 V1_SENSE Main output positive sense  A4 SCL I²C clock signal line	A2	SGND	Signal ground (return)
D2 VSB_SENSE_R Standby output negative sense E2 VSB_SENSE Standby output positive sense A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	B2	SGND	Signal ground (return)
E2 VSB_SENSE Standby output positive sense A3 APS I <sup>2</sup> C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I <sup>2</sup> C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I <sup>2</sup> C clock signal line	C2	HOTSTANDBYEN_H	Hot standby enable signal: active-high
A3 APS I²C address and protocol selection (select by a pull down resistor) B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	D2	VSB_SENSE_R	Standby output negative sense
B3 N/C Reserved C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	E2	VSB_SENSE	Standby output positive sense
C3 SDA I²C data signal line D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	A3	APS	I <sup>2</sup> C address and protocol selection (select by a pull down resistor)
D3 V1_SENSE_R Main output negative sense E3 V1_SENSE Main output positive sense A4 SCL I²C clock signal line	B3	N/C	Reserved
E3 V1_SENSE Main output positive sense A4 SCL I <sup>2</sup> C clock signal line	C3	SDA	I <sup>2</sup> C data signal line
A4 SCL I <sup>2</sup> C clock signal line	D3	V1_SENSE_R	Main output negative sense
	E3	V1_SENSE	Main output positive sense
D4 D00N11 D 1 1 1 40/D011 " ) " 1	A4	SCL	I <sup>2</sup> C clock signal line
B4 PSUN_L Power supply on input (connect to A2/B2 to turn unit on): active-low	B4	PSON_L	Power supply on input (connect to A2/B2 to turn unit on): active-low
C4 SMB_ALERT_L SMB Alert signal output: active-low	C4	SMB_ALERT_L	SMB Alert signal output: active-low
D4 N/C Reserved	D4	N/C	Reserved
E4 ACOK_H AC input OK signal: active-high	E4	ACOK_H	AC input OK signal: active-high
A5 PSKILL_H Power supply kill (lagging pin): active-high	A5	PSKILL_H	Power supply kill (lagging pin): active-high
B5 ISHARE Current share bus (lagging pin)	B5	ISHARE	Current share bus (lagging pin)
C5 PWOK_H Power OK signal output (lagging pin): active-high	C5	PWOK_H	Power OK signal output (lagging pin): active-high
D5 VSB_SEL Standby voltage selection (lagging pin)	D5	VSB_SEL	Standby voltage selection (lagging pin)
E5 PRESENT_L Power supply present (lagging pin): active-low	E5	PRESENT_L	Power supply present (lagging pin): active-low

Table 17. Connector Pins Configurations



# 16. ACCESSORIES

ITEM	DESCRIPTION	ORDERING PART NUMBER	SOURCE
	<b>Bel Power Solutions I<sup>2</sup>C Utility</b> Windows XP/Vista/7 compatible GUI to program, control and monitor TET Front-Ends (and other I <sup>2</sup> C units)	N/A	belfuse.com/power-solutions
	<b>Dual Connector Board</b> Connector board to operate 2 TET units in parallel. Includes an on-board USB to I <sup>2</sup> C converter (use <i>Bel Power Solutions PC Utility</i> as desktop software).	YTM.G1Q01.0	belfuse.com/power-solutions

# 17. REVISION HISTORY

DATE	REVISION	SECTION	ISSUE	PREPARED BY	APPROVED BY
2018/11/05	001	/	First release	Jemrry Zhang	BaoJun Zeng
2019/09/17	002	1.0	Description of adding AH in model name	Rick Luo	BaoJun Zeng
2019/09/17	002	5.0	Remove droop voltage spec for Vsb	Rick Luo	BaoJun Zeng
2019/09/17	002	7.0	Change lin & Pin monitoring condition to I <sub>i</sub> >2A from I <sub>1</sub> >20%I <sub>1NOM</sub>	Rick Luo	BaoJun Zeng
2019/09/17	002	8.19	Add TBD on figure 18	Rick Luo	BaoJun Zeng
2020/03/24	003	8.19	Update figure 18	Rick Luo	BaoJun Zeng
2020/03/30	003	14&15	14: Add NA(C) and RA(C); 15: Add models and connectors	Ryan Li	Andrew Li

# For more information on these products consult: tech.support@psbel.com

**NUCLEAR AND MEDICAL APPLICATIONS** - Products are not designed or intended for use as critical components in life support systems, equipment used in hazardous environments, or nuclear control systems.

**TECHNICAL REVISIONS** - The appearance of products, including safety agency certifications pictured on labels, may change depending on the date manufactured. Specifications are subject to change without notice.



# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

**Bel Power Solutions:** 

TET1500-12-054NA TET1500-12-054NAH