

Sample &

Buy





SNVSAG6A-NOVEMBER 2015-REVISED DECEMBER 2015

Support &

Community

20

LM5109B-Q1 High Voltage 1-A Peak Half Bridge Gate Driver

Technical

Documents

1 Features

- Qualified for Automotive Applications
- AEC-Q100 Qualified With the Following Results
 - Device Temperature Grade 1
 - Device HBM ESD Classification Level 1C
 - Device CDM ESD Classification Level C4A
- Drives Both a High-Side and Low-Side N-Channel MOSFET
- 1-A Peak Output Current (1.0-A Sink/1.0-A Source)
- Independent TTL/CMOS Compatible Inputs
- Bootstrap Supply Voltage to 108-V DC
- Fast Propagation Times (30 ns Typical)
- Drives 1000-pF Load with 15-ns Rise and Fall Times
- Excellent Propagation Delay Matching (2 ns Typical)
- Supply Rail Under-Voltage Lockout
- Low Power Consumption
- Thermally-Enhanced WSON-8 Package

2 Applications

- Push-Pull Converters
- Half and Full Bridge Power Converters
- Solid State Motor Drives
- Two Switch Forward Power Converters

3 Description

Tools &

Software


The LM5109B-Q1 is a cost effective, high voltage gate driver designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 90 V. The outputs are independently controlled with TTL/CMOS compatible logic input thresholds. The robust level shift technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high-side gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails. The device is available in the thermally enhanced WSON(8) packages.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LM5109B-Q1	WSON (8)	4.00 mm × 4.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application Diagram



NSTRUMENTS

www.ti.com

Page

XAS

Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 5
	6.5	Electrical Characteristics5
	6.6	Switching Characteristics 6
	6.7	Typical Characteristics 7
7	Deta	ailed Description
	7.1	Overview
	7.2	Functional Block Diagram 9

	7.3	Feature Description	9
	7.4	HS Transient Voltages Below Ground	10
	7.5	Device Functional Modes	10
8	Арр	lication and Implementation	11
	8.1	Application Information	11
	8.2	Typical Application	11
9	Pow	er Supply Recommendations	16
10	Lay	out	17
	10.1	Layout Guidelines	17
	10.2	Layout Example	17
11	Dev	ice and Documentation Support	18
	11.1	Community Resources	18
	11.2	Trademarks	18
	11.3	Electrostatic Discharge Caution	18
	11.4	Glossary	18
12	Mec	hanical, Packaging, and Orderable	
	Info	mation	18


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (November 2015) to Revision A



5 Pin Configuration and Functions



Pin Functions

PIN				
NO. ⁽²⁾	NAME	1/0 (*/	DESCRIPTION	APPLICATIONS INFORMATION
1	V _{DD}	Р	Positive gate drive supply	Locally decouple to V_{SS} using low ESR/ESL capacitor located as close to IC as possible.
2	н	I	High side control input	The HI input is TTL/CMOS Compatible input thresholds. Unused HI input should be tied to ground and not left open.
3	LI	I	Low side control input	The LI input is TTL/CMOS Compatible input thresholds. Unused LI input should be tied to ground and not left open.
4	V _{SS}	G	Ground reference	All signals are referenced to this ground.
5	LO	0	Low side gate driver output	Connect to the gate of the low-side N-MOS device.
6	HS	Р	High side source connection	Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side N-MOS device.
7	НО	0	High side gate driver output	Connect to the gate of the high-side N-MOS device.
8	НВ	Р	High side gate driver positive supply rail	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal of the bootstrap capacitor to HS. The bootstrap capacitor should be placed as close to IC as possible.

 P = Power, G = Ground, I = Input, O = Output, I/O = Input/Output
 For WSON-8 package, it is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PCB and the ground plane should extend out from underneath the package to improve heat dissipation.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
V_{DD} to V_{SS}	-0.3	18	V
HB to HS	-0.3	18	V
LI or HI to V _{SS}	-0.3	V _{DD} + 0.3	V
LO to V _{SS}	-0.3	V _{DD} + 0.3	V
HO to V _{SS}	$V_{HS} - 0.3$	V _{HB} + 0.3	V
HS to V _{SS} ⁽²⁾	-5	90	V
HB to V _{SS}		108	V
Junction temperature	-40	150	°C
Storage temperature, T _{stg}	-55	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) In the application, the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V_{DD} – 15 V. For example, if V_{DD} = 10 V, the negative transients at HS must not exceed –5 V.

6.2 ESD Ratings

			VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	1500	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	750	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
V _{DD}	8	14	V
HS ⁽¹⁾	-1	90	V
НВ	V _{HS} +8	V _{HS} +14	V
HS Slew Rate		< 50	V/ns
Junction Temperature	-40	125	°C

(1) In the application, the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed –1 V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V_{DD} – 15 V. For example, if V_{DD} = 10 V, the negative transients at HS must not exceed –5 V.

6.4 Thermal Information

		LM5109B-Q1	
	THERMAL METRIC ⁽¹⁾	NGT (WSON)	UNIT
		8-PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.3	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	34.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	19.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	19.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	8.1	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

6.5 Electrical Characteristics

 $T_J = 25^{\circ}C$ (unless otherwise noted)

 $V_{DD} = V_{HB} = 12$ V, $V_{SS} = V_{HS} = 0$ V, No Load on LO or HO.

	PARAMETER	TEST CONDITI	ONS	MIN TYP	P MAX	UNIT	
Supply	Currents						
I _{DD}	V _{DD} Quiescent Current	LI = HI = 0V	$T_J = 25^{\circ}C$	0.3	3		
			$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.6	mA	
I _{DDO}	V _{DD} Operating Current	f = 500 kHz	$T_J = 25^{\circ}C$	1.8	3		
			$T_J = -40^{\circ}C$ to $125^{\circ}C$		2.9	mA	
I _{HB}	Total HB Quiescent Current	LI = HI = 0V	$T_J = 25^{\circ}C$	0.0	6		
			$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.2	mA	
I _{HBO}	Total HB Operating Current	f = 500 kHz	$T_J = 25^{\circ}C$	1.4	1		
			$T_J = -40^{\circ}C$ to $125^{\circ}C$		2.8	mA	
I _{HBS}	HB to V _{SS} Current, Quiescent	$V_{HS} = V_{HB} = 90V$	$T_J = 25^{\circ}C$	0.1	1		
			$T_J = -40^{\circ}C$ to $125^{\circ}C$		10	μA	
I _{HBSO}	HB to V _{SS} Current, Operating	f = 500 kHz		0.9	5	mA	
Input Pi	ins Li and Hi						
V _{IL}	Low Level Input Voltage	$T_J = 25^{\circ}C$		1.8	3	v	
	Threshold	$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.8		v	
VIH	High Level Input Voltage	$T_J = 25^{\circ}C$		1.8	3		
	Threshold	$T_J = -40^{\circ}C$ to 125°C			2.2	V	
RI	Input Pulldown Resistance	$T_J = 25^{\circ}C$		200)	1.0	
		$T_J = -40^{\circ}C$ to $125^{\circ}C$		100	500	kΩ	
Under \	/oltage Protection						
V _{DDR}	V _{DD} Rising Threshold	$V_{DDR} = V_{DD} - V_{SS}$	$T_J = 25^{\circ}C$	6.	7		
			$T_J = -40^{\circ}C$ to $125^{\circ}C$	6.0	7.4	V	
V _{DDH}	V _{DD} Threshold Hysteresis			0.5	5	V	
V _{HBR}	HB Rising Threshold	V _{HBR} = V _{HB} - V _{HS}	$T_J = 25^{\circ}C$	6.0	6	v	
			$T_J = -40^{\circ}C$ to $125^{\circ}C$	5.7	7.1	V	
V _{HBH}	HB Threshold Hysteresis			0.4	1	V	
LO Gate	e Driver						
V _{OLL}		I_{LO} = 100 mA, V_{OHL} = $V_{LO} - V_{SS}$	$T_J = 25^{\circ}C$	0.38	3		
	Low-Level Output Voltage		$T_J = -40^{\circ}C$ to $125^{\circ}C$		0.65	V	
V _{OHL}		$I_{LO} = -100 \text{ mA}, V_{OHL} = V_{DD} - V_{LO}$	$T_J = 25^{\circ}C$	0.72	2		
	High-Level Output Voltage		$T_J = -40^{\circ}C$ to $125^{\circ}C$		1.20	V	
I _{OHL}	Peak Pullup Current	$V_{LO} = 0V$		1.0)	Α	
I _{OLL}	Peak Pulldown Current	$V_{LO} = 12V$		1.()	А	

Copyright © 2015, Texas Instruments Incorporated

SNVSAG6A-NOVEMBER 2015-REVISED DECEMBER 2015

www.ti.com

Electrical Characteristics (continued)

 $T_J = 25^{\circ}C$ (unless otherwise noted)

 $V_{DD} = V_{HB} = 12$ V, $V_{SS} = V_{HS} = 0$ V, No Load on LO or HO.

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
HO Gate	e Driver						
V _{OLH}		I_{HO} = 100 mA, V_{OLH} = V_{HO} - V_{HS}	$T_J = 25^{\circ}C$		0.38		V
	Low-Level Output Voltage		$T_J = -40^{\circ}C$ to $125^{\circ}C$			0.65	v
V _{OHH}	Lligh Lovel Output Veltage	I_{HO} = -100 mA, V_{OHH} = V_{HB} - V_{HO}	$T_J = 25^{\circ}C$		0.72		V
	High-Level Output Voltage		$T_J = -40^{\circ}C$ to $125^{\circ}C$			1.20	v
I _{OHH}	Peak Pullup Current	$V_{HO} = 0V$			1.0		А
I _{OLH}	Peak Pulldown Current	$V_{HO} = 12V$			1.0		А

6.6 Switching Characteristics

 $T_J = 25^{\circ}C$ (unless otherwise noted)

 V_{DD} = V_{HB} = 12 V, V_{SS} = V_{HS} = 0 V, No Load on LO or HO.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
t _{LPHL}	Lower Turn-Off Propagation Delay	$T_J = 25^{\circ}C$	30		~~
	(LI Falling to LO Falling)	$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
t _{HPHL}	Upper Turn-Off Propagation Delay	$T_J = 25^{\circ}C$	30		~~
	(HI Falling to HO Falling)	$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
t _{LPLH}	Lower Turn-On Propagation Delay	$T_J = 25^{\circ}C$	32		
	(LI Rising to LO Rising)	$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
t _{HPLH}	Upper Turn-On Propagation Delay	$T_J = 25^{\circ}C$	32		
	(HI Rising to HO Rising)	$T_J = -40^{\circ}C$ to $125^{\circ}C$		56	ns
t _{MON}	Delay Matching: Lower Turn-On and Upper	$T_J = 25^{\circ}C$	2		
	Turn-Off	$T_J = -40^{\circ}C$ to $125^{\circ}C$		15	ns
t _{MOFF}	Delay Matching: Lower Turn-Off and Upper	$T_J = 25^{\circ}C$	2		
	Turn-On	$T_J = -40^{\circ}C$ to $125^{\circ}C$		15	ns
t _{RC} , t _{FC}	Either Output Rise/Fall Time	C _L = 1000 pF	15		ns
t _{PW}	Minimum Input Pulse Width that Changes the Output		50		ns





Figure 1. Typical Test Timing Diagram




6.7 Typical Characteristics



Copyright © 2015, Texas Instruments Incorporated



Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The LM5109B-Q1 is a cost-effective, high voltage gate driver designed to drive both the high-side and the lowside N-channel FETs in a synchronous buck or a half-bridge configuration. The outputs are independently controlled with TTL/CMOS compatible input thresholds. The floating high-side driver is capable of working with HB voltage up to 108 V. An external high voltage diode must be provided to charge high side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and providing clean level transitions from the control logic to the high side gate driver. Under-voltage lockout (UVLO) is provided on both the low side and the high side power rails.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Start-up and UVLO

Both top and bottom drivers include UVLO protection circuitry which monitors the supply voltage (V_{DD}) and bootstrap capacitor voltage (V_{HB-HS}) independently. The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs, and the built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the VDD pin of the LM5109B-Q1, the top and bottom gates are held low until V_{DD} exceeds the UVLO threshold, typically about 6.7 V. Any UVLO condition on the bootstrap capacitor (V_{HB-HS}) will only disable the high- side output (HO).

Table 1. VDD UVLO Feature Logic Operation								
Condition (V _{HB-HS} >V _{HBR} for all case below)	н	LI	НО	LO				
V_{DD} - V_{SS} < V_{DDR} during device start-up	Н	L	L	L				
V_{DD} - V_{SS} < V_{DDR} during device start-up	L	Н	L	L				
V_{DD} - V_{SS} < V_{DDR} during device start-up	Н	Н	L	L				
V _{DD} -V _{SS} < V _{DDR} during device start-up	L	L	L	L				
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	Н	L	L	L				
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	L	Н	L	L				
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	Н	Н	L	L				
V_{DD} - V_{SS} < V_{DDR} – V_{DDH} after device start-up	L	L	L	L				

Table 1. VDD UVLO Feature Logic Operation

Condition (V _{DD} >V _{DDR} for all case below)	н	LI	НО	LO					
V _{HB-HS} < V _{HBR} during device start-up	Н	L	L	L					
V _{HB-HS} < V _{HBR} during device start-up	L	Н	L	Н					
V _{HB-HS} < V _{HBR} during device start-up	Н	н	L	Н					
V _{HB-HS} < V _{HBR} during device start-up	L	L	L	L					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	Н	L	L	L					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	L	Н	L	Н					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	Н	Н	L	Н					
$V_{HB-HS} < V_{HBR} - V_{HBH}$ after device start-up	L	L	L	L					

Table 2. VHB-HS UVLO Feature Logic Operation

7.3.2 Level Shift

The level shift circuit is the interface from the high-side input to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output which is referenced to the HS pin and provides excellent delay matching with the low-side driver.

7.3.3 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance, and high peak current capability of both outputs allow for efficient switching of the power MOSFETs. The low-side output stage is referenced to VSS and the high-side is referenced to HS.

7.4 HS Transient Voltages Below Ground

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

- 1. HS must always be at a lower potential than HO. Pulling HO more than -0.3 V below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.
- 2. HB to HS operating voltage should be 15 V or less. Hence, if the HS pin transient voltage is -5 V, VDD should be ideally limited to 10 V to keep HB to HS below 15 V.
- 3. Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.

7.5 Device Functional Modes

The device operates in normal mode and UVLO mode. See **Start-up and UVLO** for more information on UVLO operation mode. In normal mode when the V_{DD} and V_{HB-HS} are above UVLO threshold, the output stage is dependent on the states of the HI and LI pins. The output HO and LO will be low if input state is floating.

н	LI	HO ⁽¹⁾	LO ⁽²⁾
L	L	L	L
L	Н	L	н
Н	L	Н	L
Н	Н	Н	Н
Floating	Floating	L	L

Table 3. INPUT/OUTPUT Logic Table

(1) HO is measured with respect to the HS.

(2) LO is measured with respect to the VSS.



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

To operate fast switching of power MOSFETs at high switching frequencies and to reduce associated switching losses, a powerful gate driver is employed between the PWM output of controller and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3 V logic signal which cannot effectively turn on a power switch. Level shift circuit is needed to boost the 3.3 V signal to the gate-drive voltage (such as 12 V) in order to fully turn-on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise (by placing the high-current driver IC physically close to the power switch), driving gate-drive transformers and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

The LM5109B-Q1 is the high voltage gate drivers designed to drive both the high-side and low-side N-Channel MOSFETs in a half-bridge/full bridge configuration or in a synchronous buck circuit. The floating high side driver is capable of operating with supply voltages up to 90V. This allows for N-Channel MOSFETs control in half-bridge, full-bridge, push-pull, two switch forward and active clamp topologies. The outputs are independently controlled. Each channel is controlled by its respective input pins (HI and LI), allowing full and independent flexibility to control ON and OFF state of the output.



8.2 Typical Application

Figure 14. LM5109B-Q1 Driving MOSFETs in a Half Bridge Converter

Typical Application (continued)

8.2.1 Design Requirements

PARAMETER	VALUE						
Gate Driver	LM5109B-Q1						
MOSFET	CSD19534KCS						
V _{DD}	10 V						
Q _G	17 nC						
f _{sw}	500 kHz						

Table 4. Design Example

8.2.2 Detailed Design Procedure

8.2.2.1 Select Bootstrap and VDD Capacitor

The bootstrap capacitor must maintain the V_{HB-HS} voltage above the UVLO threshold for normal operation. Calculate the maximum allowable drop across the bootstrap capacitor with Equation 1.

$$\Delta V_{HB} = V_{DD} - V_{DH} - V_{HBL} = 10 \text{ V} - 1 \text{ V} - 6.7 \text{ V} = 2.3 \text{ V}$$

where

- V_{DD} = Supply voltage of the gate drive IC;
- V_{DH} = Bootstrap diode forward voltage drop;
- V_{HBL} = V_{HBRmax} V_{HBH}, HB falling threshold;

Then, the total charge needed per switching cycle could be estimated by Equation 2.

$$Q_{\text{Total}} = Q_{\text{G}} + I_{\text{HBS}} \times \frac{D_{\text{Max}}}{f_{\text{SW}}} + \frac{I_{\text{HB}}}{f_{\text{SW}}} = 17 \text{ nC} + 10 \text{ }\mu\text{A} \times \frac{0.95}{500 \text{ kHz}} + \frac{0.2 \text{ mA}}{500 \text{ kHz}} = 17.5 \text{ nC}$$

where

- Q_G: Total MOSFET gate charge
- I_{HBS}: HB to VSS Leakage current
- D_{Max}: Converter maximum duty cycle
- I_{HB}: HB Quiescent current

Therefore, the minimum C_{Boot} should be:

$$C_{Boot} = \frac{Q_{Total}}{\Delta V_{HB}} = \frac{17.5 \text{ nC}}{2.3 \text{ V}} = 7.6 \text{ nF}$$
(3)

In practice, the value of the C_{Boot} capacitor should be greater than calculated to allow for situations where the power stage may skip pulse due to load transients. It is recommended to have enough margins and place the bootstrap capacitor as close to the HB and HS pins as possible.

$$C_{Boot} = 100 \text{ nF}$$

As a general rule the local V_{DD} bypass capacitor should be 10 times greater than the value of C_{Boot} , as shown in Equation 5.

$$C_{VDD} = 1 \ \mu F \tag{5}$$

The bootstrap and bias capacitors should be ceramic types with X7R dielectric. The voltage rating should be twice that of the maximum V_{DD} considering capacitance tolerances once the devices have a DC bias voltage across them and to ensure long-term reliability.

8.2.2.2 Select External Bootstrap Diode and Its Series Resistor

The bootstrap capacitor is charged by the V_{DD} through the external bootstrap diode every cycle when low side MOSFET turns on. The charging of the capacitor involves high peak currents, and therefore transient power dissipation in the bootstrap diode may be significant and the conduction loss also depends on its forward voltage drop. Both the diode conduction losses and reverse recovery losses contribute to the total losses in the gate driver circuit.



www.ti.com

(4)

(2)

(1)



For the selection of external bootstrap diodes, please refer to the application note SNVA083A. Bootstrap resistor R_{BOOT} is selected to reduce the inrush current in D_{BOOT} and limit the ramp up slew rate of voltage of V_{HB-HS} during each switching cycle, especially when HS pin have excessive negative transient voltage. R_{BOOT} recommended value is between 2 Ω and 10 Ω depending on diode selection. A current limiting resistor of 2.2 Ω is selected to limit inrush current of bootstrap diode, and the estimated peak current on the D_{Boot} is shown in Equation 6.

$$I_{\text{DBoot}(\text{pk})} = \frac{V_{\text{DD}} - V_{\text{DH}}}{R_{\text{Boot}}} = \frac{10 \text{ V} - 1 \text{ V}}{2.2 \Omega} \approx 4 \text{ A}$$

where

• V_{DH} is the Bootstrap diode forward voltage drop

8.2.2.3 Selecting External Gate Driver Resistor

External Gate Driver Resistor, R_{GATE} , is sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver.

Peak HO pull-up current are calculated by the following equations.

$$I_{OHH} = \frac{V_{DD} - V_{DH}}{R_{HOH} + R_{Gate} + R_{GFET_Int}} = \frac{10 \text{ V} - 1 \text{ V}}{1.2 \text{ V} / 100 \text{ mA} + 4.7 \Omega + 2.2 \Omega} = 0.48 \text{ A}$$

where

- I_{OHH} Peak pull-up current;
- V_{DH} Bootstrap diode forward voltage drop;
- R_{HOH} Gate driver internal HO pull-up resistance, provide by driver datasheet directly or estimated from the testing conditions, i.e. R_{HOH}=V_{OHH}/I_{HO};
- R_{Gate} External gate drive resistance;
- R_(GFET Int) MOSFET internal gate resistance, provided by transistor datasheet; (7)

Similarly, Peak HO pull-down current is shown in Equation 8.

$$I_{OLH} = \frac{V_{DD} - V_{DH}}{R_{HOL} + R_{Gate} + R_{GFET_Int}}$$

where

• R_{HOL} is HO pull-down resistance

Peak LO pullup current is shown in Equation 9.

$$I_{OHL} = \frac{V_{DD}}{R_{LOH} + R_{Gate} + R_{GFET_Int}}$$

where

R_{LOH} is LO pull-up resistance.

Peak LO pulldown current is shown in Equation 10.

$$I_{OLL} = \frac{V_{DD}}{R_{LOL} + R_{Gate} + R_{FET_Int}}$$

where

R_{LOL} is LO pull-down resistance

For some scenarios, if the applications require fast turn-off, an anti-paralleled diode on R_{Gate} could be used to bypass the external gate drive resistor and speed-up turn-off transition.

8.2.2.4 Estimate the Driver Power Loss

The total driver IC power dissipation can be estimated through the following components.

1. Static power losses, P_{QC} , due to quiescent current – I_{DD} and I_{HB} ;

 $\mathsf{P}_{\mathsf{QC}} = \mathsf{V}_{\mathsf{DD}} \times \mathsf{I}_{\mathsf{DD}} + (\mathsf{V}_{\mathsf{DD}} - \mathsf{V}_{\mathsf{DH}}) \times \mathsf{I}_{\mathsf{HB}}$

(6)

(9)

(10)

(11)

(8)

D is high side switch duty cycle

 $P_{IHBS} = V_{HB} \times I_{HBS} \times D$

where

2. Level-shifter losses, P_{IHBS}, due high side leakage current – IHBS;

3. Dynamic losses, $P_{QG1\&2}$, due to the FETs gate charge – Q_G ; $P_{QG1\&2} = 2 \times V_{DD} \times Q_G \times f_{SW} \times \frac{R_{GD_R}}{R_{GD_R} + R_{Gate} + R_{GFET_Int}}$ where • Q_G is total FETs gate charge; • f_{SW} is switching frequency; • R_{GD_R} is average value of pull-up and pull-down resistor; • R_{Gate} is external gate drive resistor; • R_{GFET_Int} is internal FETs gate resistor; • $R_{IS} = V_{HB} \times Q_P \times f_{SW}$ (14) In this example, the estimated gate driver loss in LM5109B-Q1 is shown in Equation 15. • $P_{LM5109BQ} = 10 V \times 0.6 \text{ mA} + 9 V \times 0.2 \text{ mA} + 72 V \times 10 \mu A \times 0.95 + 2 \times 10 \times 17 \text{ nC} \times 500 \text{ kHz} \times \frac{12 \Omega}{12 \Omega + 4.7 \Omega + 2.2 \Omega} + 72 V \times 0.5 \text{ nC} \times 500 \text{ kHz} = 0.134 \text{ W}$

For a given ambient temperature, the maximum allowable power loss of the IC can be defined as shown in Equation 16.

$$P_{LM5109BQ} = \frac{T_J - T_A}{R_{\theta JA}}$$

where

P_{LM5109BQ} = The total power dissipation of the driver

- T_J = Junction temperature
- T_A = Ambient temperature
- R_{0JA} = Junction-to-ambient thermal resistance

The thermal metrics for the driver package is summarized in the Thermal Information section of the datasheet. For detailed information regarding the thermal information table, please refer to the Texas Instruments application note entitled *Semiconductor and IC Package Thermal Metrics* (SPRA953.).

8.2.3 Application Curves

Figure 15 and Figure 16 shows the rising/falling time and turn-on/off propagation delay testing waveform in room temperature, and waveform measurement data (see the bottom part of the waveform). Each channel, HI/LI/HO/LO, is labeled and displayed on the left hand of the waveforms.

The testing condition: load capacitance is 1 nF, V_{DD} = 12 V, f_{SW} = 500 kHz.

HI and LI share one same input from function generator, therefore, besides the propagation delay and rising/falling time, the difference of the propagation delay between HO and LO gives the propagation delay matching data.

(12)


(15)

(16)

STRUMENTS



LM5109B-Q1 SNVSAG6A – NOVEMBER 2015 – REVISED DECEMBER 2015





9 Power Supply Recommendations

The recommended bias supply voltage range for LM5109B-Q1 is from 8 V to 14 V. The lower end of this range is governed by the internal under voltage-lockout (UVLO) protection feature of the V_{DD} supply circuit blocks. The upper-end of this range is driven by the 18-V absolute maximum voltage rating of the V_{DD} . It is recommended to keep a 4-V margin to allow for transient voltage spikes.

The UVLO protection feature also involves a hysteresis function. This means that once the device is operating in normal mode, if the V_{DD} voltage drops, the device continues to operate in normal mode as far as the voltage drop do not exceeds the hysteresis specification, V_{DDH} . If the voltage drop is more than hysteresis specification, the device will shut down. Therefore, while operating at or near the 8-V range, the voltage ripple on the auxiliary power supply output should be smaller than the hysteresis specification of LM5109B-Q1 to avoid triggering device-shutdown.

A local bypass capacitor should be placed between the VDD and GND pins. And this capacitor should be located as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. TI recommends using 2 capacitors across VDD and GND: a 100 nF ceramic surface-mount capacitor for high frequency filtering placed very close to VDD and GND pin, and another surface-mount capacitor, 220 nF to 10 μ F, for IC bias requirements. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore, a 22-nF to 220-nF local decoupling capacitor is recommended between the HB and HS pins.




10 Layout

10.1 Layout Guidelines

Optimum performance of high and low-side gate drivers cannot be achieved without taking due considerations during circuit board layout. The following points are emphasized:

- 1. Low ESR/ESL capacitors must be connected close to the IC between VDD and VSS pins and between HB and HS pins to support high peak currents drawn from VDD and HB during the turn-on of the external MOSFETs.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the MOSFET drain and ground (VSS).
- 3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the high side MOSFET and the drain of the low side MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding considerations:
 - The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver should be placed as close as possible to the MOSFETs.
 - The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

10.2 Layout Example





11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5109BQNGTRQ1	ACTIVE	WSON	NGT	8	4500	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5109Q	Samples
LM5109BQNGTTQ1	ACTIVE	WSON	NGT	8	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	L5109Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

OTHER QUALIFIED VERSIONS OF LM5109B-Q1 :

Catalog: LM5109B

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product


NGT0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




NGT0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




NGT0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated