

BCD-to-Seven Segment Latch/Decoder/Driver

MC14511B

The MC14511B BCD–to–seven segment latch/decoder/driver is constructed with complementary MOS (CMOS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functions of a 4–bit storage latch, an 8421 BCD–to–seven segment decoder, and an output drive capability. Lamp test ($\overline{\rm LT}$), blanking ($\overline{\rm Bl}$), and latch enable (LE) inputs are used to test the display, to turn–off or pulse modulate the brightness of the display, and to store a BCD code, respectively. It can be used with seven–segment light–emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly.

Applications include instrument (e.g., counter, DVM, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses.

Features

- Low Logic Circuit Power Dissipation
- High-Current Sourcing Outputs (Up to 25 mA)
- Latch Storage of Code
- Blanking Input
- Lamp Test Provision
- Readout Blanking on all Illegal Input Combinations
- Lamp Intensity Modulation Capability
- Time Share (Multiplexing) Facility
- Supply Voltage Range = 3.0 V to 18 V
- Capable of Driving Two Low-power TTL Loads, One Low-power Schottky TTL Load, or Two HTL Loads Over the Rated Temperature Range
- Chip Complexity: 216 FETs or 54 Equivalent Gates
- Triple Diode Protection on all Inputs
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 1)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V_{in}	Input Voltage Range, All Inputs	-0.5 to V _{DD} + 0.5	V
I	DC Current Drain per Input Pin	10	mA
P_{D}	Power Dissipation, per Package (Note 2)	500	mW
T _A	Operating Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
I _{OHmax}	Maximum Output Drive Current (Source) per Output	25	mA
P _{OHmax}	Maximum Continuous Output Power (Source) per Output (Note 3)	50	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Maximum Ratings are those values beyond which damage to the device may occur.
- 2. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C to 125°C
- 3. $P_{OHmax} = I_{OH} (V_{DD} V_{OH})$






D SUFFIX DW SUFFIX
CASE 751B CASE 751G

MARKING DIAGRAMS





SOIC-16

A = Assembly Location

WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G = Pb-Free Package

ORDERING INFORMATION


See detailed ordering and shipping information in the package dimensions section on page 7 of this data sheet.

This device contains protection circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. A destructive high current mode may occur if V_{in} and V_{out} are not constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$.


Due to the sourcing capability of this circuit, damage can occur to the device if V_{DD} is applied, and the outputs are shorted to V_{SS} and are at a logical 1 (See Maximum Ratings).

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}).

PIN ASSIGNMENT



DISPLAY



TRUTH TABLE

			Inp	uts							Ou	tputs	3	
LE	BI	LT	D	С	В	Α	а	b	С	d	е	f	g	Display
Х	Х	0	Х	Χ	Χ	Χ	1	1	1	1	1	1	1	8
Х	0	1	Х	Χ	Χ	Χ	0	0	0	0	0	0	0	Blank
0 0 0 0	1 1 1	1 1 1	0 0 0 0	0 0 0	0 0 1 1	0 1 0 1	1 0 1 1	1 1 1 1	1 1 0 1	1 0 1 1	1 0 1 0	1 0 0 0	0 0 1 1	0 1 2 3
0 0 0 0	1 1 1	1 1 1	0 0 0 0	1 1 1 1	0 0 1 1	0 1 0 1	0 1 0 1	1 0 0 1	1 1 1 1	0 1 1 0	0 0 1 0	1 1 1 0	1 1 1 0	4 5 6 7
0 0 0 0	1 1 1	1 1 1	1 1 1	0 0 0 0	0 0 1 1	0 1 0 1	1 1 0 0	1 1 0 0	1 1 0 0	1 0 0 0	1 0 0 0	1 1 0 0	1 1 0 0	8 9 Blank Blank
0 0 0 0	1 1 1	1 1 1	1 1 1	1 1 1 1	0 0 1 1	0 1 0 1	0 0 0 0	Blank Blank Blank Blank						
1	1	1	Χ	Х	Х	Χ				*				*

X = Don't Care

*Depends upon the BCD code previously applied when LE = 0

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

				- 5	5°C	25°C		125°C			
Characteristic		Symbol	V _{DD} Vdc	Min	Max	Min	Typ (Note 4)	Max	Min	Max	Unit
Output Voltage V _{in} = V _{DD} or 0	"0" Level	V _{OL}	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
V _{in} = 0 or V _{DD}	"1" Level	V _{OH}	5.0 10 15	4.1 9.1 14.1	- - -	4.1 9.1 14.1	4.57 9.58 14.59	- - -	4.1 9.1 14.1	- - -	Vdc
Input Voltage # (V _O = 3.8 or 0.5 Vdc) (V _O = 8.8 or 1.0 Vdc) (V _O = 13.8 or 1.5 Vdc)	"0" Level	V _{IL}	5.0 10 15	- - -	1.5 3.0 4.0	- - -	2.25 4.50 6.75	1.5 3.0 4.0	- - -	1.5 3.0 4.0	Vdc
$(V_O = 0.5 \text{ or } 3.8 \text{ Vdc})$ $(V_O = 1.0 \text{ or } 8.8 \text{ Vdc})$ $(V_O = 1.5 \text{ or } 13.8 \text{ Vdc})$	"1" Level	V _{IH}	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25	- - -	3.5 7.0 11	- - -	Vdc
Output Drive Voltage	Source	V _{OH}	5.0	4.1 - 3.9 - 3.4 -		4.1 - 3.9 - 3.4 -	4.57 4.24 4.12 3.94 3.70 3.54	1 1 1 1	4.1 - 3.5 - 3.0 -	- - - -	Vdc
$\begin{array}{c} (I_{OH} = 0 \text{ mA}) \\ (I_{OH} = 5.0 \text{ mA}) \\ (I_{OH} = 10 \text{ mA}) \\ (I_{OH} = 15 \text{ mA}) \\ (I_{OH} = 20 \text{ mA}) \\ (I_{OH} = 25 \text{ mA}) \end{array}$			10	9.1 - 9.0 - 8.6 -	- - - - -	9.1 - 9.0 - 8.6 -	9.58 9.26 9.17 9.04 8.90 8.70	- - - -	9.1 - 8.6 - 8.2 -	- - - - -	Vdc
(I _{OH} = 0 mA) (I _{OH} = 5.0 mA) (I _{OH} = 10 mA) (I _{OH} = 15 mA) (I _{OH} = 20 mA) (I _{OH} = 25 mA)			15	14.1 - 14 - 13.6 -	- - - - -	14.1 - 14 - 13.6 -	14.59 14.27 14.18 14.07 13.95 13.70	- - - - -	14.1 - 13.6 - 13.2 -	- - - - -	Vdc
Output Drive Current $ (V_{OL} = 0.4 \text{ V}) $ $ (V_{OL} = 0.5 \text{ V}) $ $ (V_{OL} = 1.5 \text{ V}) $	Sink	I _{OL}	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	- - -	mAdc
Input Current		l _{in}	15	-	± 0.1	-	±0.00001	± 0.1	-	± 1.0	μAdc
Input Capacitance		C _{in}	-	-	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package) V _{in} = 0 o I _{out} = 0 μA	r V _{DD} ,	I _{DD}	5.0 10 15	1 1 1	5.0 10 20	- - -	0.005 0.010 0.015	5.0 10 20	1 1 1	150 300 600	μAdc
Total Supply Current (Notes (Dynamic plus Quiescer Per Package) (C _L = 50 pF on all outpu buffers switching)	l _Τ	5.0 10 15			$I_T = (3)$	1.9 μΑ/kHz) f 3.8 μΑ/kHz) f 5.7 μΑ/kHz) f	+ I _{DD}			μAdc	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1.0 Vdc min @ V_{DD} = 5.0 Vdc 2.0 Vdc min @ V_{DD} = 10 Vdc

$$I_T(C_L) = I_T(50 \text{ pF}) + 3.5 \times 10^{-3} (C_L - 50) V_{DD}f$$

where: I_{T} is in μA (per package), C_{L} in pF, V_{DD} in Vdc, and f in kHz is input frequency.

Noise immunity specified for worst–case input combination.
 Noise Margin for both "1" and "0" level =

^{2.5} Vdc min @ V_{DD} = 15 Vdc 5. The formulas given are for the typical characteristics only at 25°C. 6. To calculate total supply current at loads other than 50 pF:

SWITCHING CHARACTERISTICS (Note 7) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$)

Characteristic	Symbol	V _{DD} Vdc	Min	Тур	Max	Unit
Output Rise Time $t_{TLH} = (0.40 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns} \\ t_{TLH} = (0.25 \text{ ns/pF}) \text{ C}_{L} + 17.5 \text{ ns} \\ t_{TLH} = (0.20 \text{ ns/pF}) \text{ C}_{L} + 15 \text{ ns}$	t _{TLH}	5.0 10 15	- - -	40 30 25	80 60 50	ns
Output Fall Time $t_{THL} = (1.5 \text{ ns/pF}) \text{ C}_{L} + 50 \text{ ns} \\ t_{THL} = (0.75 \text{ ns/pF}) \text{ C}_{L} + 37.5 \text{ ns} \\ t_{THL} = (0.55 \text{ ns/pF}) \text{ C}_{L} + 37.5 \text{ ns}$	t _{THL}	5.0 10 15	- - -	125 75 65	250 150 130	ns
Data Propagation Delay Time $t_{PLH} = (0.40 \text{ ns/pF}) \text{ C}_L + 620 \text{ ns}$ $t_{PLH} = (0.25 \text{ ns/pF}) \text{ C}_L + 237.5 \text{ ns}$ $t_{PLH} = (0.20 \text{ ns/pF}) \text{ C}_L + 165 \text{ ns}$	t _{PLH}	5.0 10 15	- - -	640 250 175	1280 500 350	ns
t_{PHL} = (1.3 ns/pF) C_L + 655 ns t_{PHL} = (0.60 ns/pF) C_L + 260 ns t_{PHL} = (0.35 ns/pF) C_L + 182.5 ns	t _{PHL}	5.0 10 15	- - -	720 290 200	1440 580 400	
	t _{PLH}	5.0 10 15	- - -	600 200 150	750 300 220	ns
t_{PHL} = (0.85 ns/pF) C_L + 442.5 ns t_{PHL} = (0.45 ns/pF) C_L + 177.5 ns t_{PHL} = (0.35 ns/pF) C_L + 142.5 ns	t _{PHL}	5.0 10 15	- - -	485 200 160	970 400 320	
	t _{PLH}	5.0 10 15	- - -	313 125 90	625 250 180	ns
t_{PHL} = (1.3 ns/pF) C_L + 248 ns t_{PHL} = (0.45 ns/pF) C_L + 102.5 ns t_{PHL} = (0.35 ns/pF) C_L + 72.5 ns	t _{PHL}	5.0 10 15	- - -	313 125 90	625 250 180	
Setup Time	t _{su}	5.0 10 15	100 40 30	- - -	- - -	ns
Hold Time	t _h	5.0 10 15	60 40 30	- - -	- - -	ns
Latch Enable Pulse Width	t _{WL}	5.0 10 15	520 220 130	260 110 65	- - -	ns

^{7.} The formulas given are for the typical characteristics only.

Input LE low, and Inputs D, \overline{BI} and \overline{LT} high. f in respect to a system clock. All outputs connected to respective C_L loads.






Figure 1. Dynamic Power Dissipation Signal Waveforms







(c) Data DCBA strobed into latches.

Figure 2. Dynamic Signal Waveforms


CONNECTIONS TO VARIOUS DISPLAY READOUTS

LIGHT EMITTING DIODE (LED) READOUT






INCANDESCENT READOUT




FLUORESCENT READOUT




(CAUTION: Maximum working voltage = 18.0 V)

GAS DISCHARGE READOUT



**A filament pre-warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament.

LIQUID CRYSTAL (LCD) READOUT



Direct DC drive of LCD's not recommended for life of LCD readouts.





Figure 3. Logic Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC14511BDG	SOIC-16 (Pb-Free)	48 Units / Rail
MC14511BDR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC14511BDWR2G	SO-16 WB (Pb-Free)	1000 / Tape & Reel
NLV14511BDWR2G*	SO-16 WB (Pb-Free)	1000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging

Specifications Brochure, BRD8011/D.
*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.



DATE 29 DEC 2006

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

 DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

 SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

 DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	9.80	10.00	0.386	0.393		
В	3.80	4.00	0.150	0.157		
С	1.35	1.75	0.054	0.068		
D	0.35	0.49	0.014	0.019		
F	0.40	1.25	0.016	0.049		
G	1.27	BSC	0.050 BSC			
J	0.19	0.25	0.008	0.009		
K	0.10	0.25	0.004	0.009		
M	0°	7°	0°	7°		
P	5.80	6.20	0.229	0.244		
R	0.25	0.50	0.010	0.019		

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	#1	
2.			ANODE	2.	BASE, #1	2.	COLLECTOR, #1		
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.			NO CONNECTION	14.	BASE, #4	14.	EMITTER, #2	SOLDERING	FOOTFRINT
15.	EMITTER		ANODE	15.	EMITTER, #4	15.	BASE, #1	8	ЗX
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	- 6	.40 ────
								-	-
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 <
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN. #1		CATHODE	2.	COMMON DRAIN (OUTPUT)		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			,	'' 🖳
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,			
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT)	16	5X T	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.5		' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT		0.0		
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			¦
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT)			↓ PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u>+-+</u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH	,			
	•							□ ₈	9 + - + -
								•	,
									BINENIOLONIO MILLINETTE
									DIMENSIONS: MILLIMETERS

DOCUMENT NUMBER:	98ASB42566B	Electronic versions are uncontrolled except when accessed directly from the Document Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	SOIC-16		PAGE 1 OF 1			

ON Semiconductor and at a trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.









DATE 08 OCT 2021

SCALE 1:1 **♦** 0.25**₩** B**₩** RRRR PIN 1 --INDICATOR -16X R **♦** 0.25**®** TAS BS TOP VIEW








DETAIL A


NOTES

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS
- DIMENSION 6 DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.
- DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
- MAXIMUM MOLD PROTRUSION OR FLASH TO BE 0.15 PER SIDE.

	MILLIMETERS				
DIM	MIN.	MAX.			
Α	2.35	2.65			
A1	0.10	0.25			
В	0.35	0.49			
С	0.23	0.32			
D	10.15	10.45			
E	7.40	7.60			
е	1.27	BSC			
Н	10.05	10.55			
h	0.53 REF				
١	0.50	0.90			
М	0*	7*			



GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code = Assembly Location

WL = Wafer Lot YY = Year ww = Work Week = Pb-Free Package

DOCUMENT NUMBER:	98ASB42567B	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"		
DESCRIPTION:	SOIC-16 WB		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

 \Diamond